SDAS203C - APRIL 1982 - REVISED JANUARY 1995

- Combines Decoder and 3-Bit Address Latch
- Incorporates Two Output Enables to Simplify Cascading
- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

description

SN54ALS137A, SN74ALS137A, The and SN74AS137 are 3-line to 8-line decoders/ demultiplexers with latches on the three address inputs. When the latch-enable (\overline{LE}) input is low, the devices act as decoders/demultiplexers. When LE goes from low to high, the address present at the select (A. B. and C) inputs is stored in the latches. Further address changes are ignored as long as LE remains high. The output-enable controls (G1 and $\overline{G2}$) control the outputs independently of the select or latch-enable inputs. All of the outputs are forced high if G1 is low or $\overline{G2}$ is high. These devices are ideally suited for implementing glitch-free decoders in strobed (stored-address) applications in bus-oriented systems.

The SN54ALS137A is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74ALS137A and SN74AS137 are characterized for operation from 0°C to 70°C.


	•			
A [B [C [G2 [G1 [Y7 [GND]	3	U	16 15 14 13 12 11 10 9	V _{CC} Y0 Y1 Y2 Y3 Y4 Y5 Y6

SN54ALS137A ... J PACKAGE

SN74ALS137A, SN74AS137 ... D OR N PACKAGE

(TOP VIEW)

SN54ALS137A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

	FUNCTION TABLE													
		INP	JTS						OUT	PUTS				
	ENABLE			SELECT	•				0011	010				
LE	G1	G2	С	В	Α	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7	
Х	Х	Н	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н	
Х	L	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	Н	
L	Н	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	
L	Н	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	
L	Н	L	L	Н	L	н	Н	L	Н	Н	Н	Н	н	
L	Н	L	L	Н	Н	н	Н	Н	L	Н	Н	Н	н	
L	Н	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н	
L	Н	L	н	L	Н	н	Н	Н	Н	Н	L	Н	н	
L	Н	L	Н	Н	L	н	Н	Н	Н	Н	Н	L	Н	
L	Н	L	н	Н	Н	н	Н	Н	Н	Н	Н	Н	L	
Н	Н	L	Х	Х	Х	Out	outs corr	espondir	ng to stor	ed addre	ess = L; a	all others	= H	

FUNCTION TABLE

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443


Copyright © 1995, Texas Instruments Incorporated

1

SDAS203C – APRIL 1982 – REVISED JANUARY 1995


logic symbols (alternatives)[†]





 † These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.



SDAS203C - APRIL 1982 - REVISED JANUARY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} Input voltage, V _I	
Operating free-air temperature range, T _A : SN54ALS137A	−55°C to 125°C
SN74ALS137A	0°C to 70°C
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN	54ALS13	57A	SN7	4ALS13	7A	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.7			0.8	V
ЮН	High-level output current			-0.4			-0.4	mA
IOL	Low-level output current			4			8	mA
tw	Pulse duration, LE low	15			10			ns
t _{su}	Setup time at A, B, and C before \overline{LE}^{\uparrow}	15			10			ns
t _h	Hold time at A, B, and C after \overline{LE}^{\uparrow}	5			5			ns
Тд	Operating free-air temperature	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		SN5	4ALS13	57A	SN7				
PARAMETER	TEST C	TEST CONDITIONS			MAX	MIN	typ‡	MAX	UNIT
VIK	V _{CC} = 4.5 V,	lj = – 18 mA			-1.5			-1.5	V
VOH	V_{CC} = 4.5 V to 5.5 V,	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2			V _{CC} -2	2		V
		$I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	V
V _{OL}	$V_{CC} = 4.5 V$	$I_{OL} = 8 \text{ mA}$					0.35	0.5	V
Ц	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA
Iн	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	μΑ
١ _{IL}	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.1			-0.1	mA
۱ _O §	V _{CC} = 5.5 V,	V _O = 2.25 V	-20		-112	-30		-112	mA
ICC	V _{CC} = 5.5 V			5	11		5	11	mA

[‡] All typical values are at V_{CC} = 5 V, $T_A = 25^{\circ}C$.

§ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.



SDAS203C - APRIL 1982 - REVISED JANUARY 1995

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L RI	V _{CC} = 4.5 V to 5.5 V, C _L = 50 pF, R _L = 500 Ω, T _A = MIN to MAX [†]					
	((,	SN54AL	.S137A	SN74ALS137A				
			MIN	MAX	MIN	MAX			
^t PLH		Y	5	25	5	20			
^t PHL	A, B, C	Ϋ́	6	25	6	20	ns		
^t PLH	G2	v	4	15	3	12			
^t PHL	G2	Y	5	18	4	15	ns		
^t PLH		× ×	5	21	4	17			
^t PHL	G1	Y	5	19	4	15	ns		
^t PLH		Y	7	27	6	22			
^t PHL		I I	7	25	7	20	ns		

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage, V _{CC}	7V
Input voltage, V _I	7V
Operating free-air temperature range, T _A : SN74AS137 0°C t	o 70°C
Storage temperature range	150°C

‡ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN	SN74AS137			
		MIN	MIN NOM		UNIT	
V _{CC}	Supply voltage	4.5	5	5.5	V	
VIH	High-level input voltage	2			V	
VIL	Low-level input voltage			0.8	V	
IOH	High-level output current			-2	mA	
IOL	Low-level output current			20	mA	
tw	Pulse duration, LE low	6.5			ns	
t _{su}	Setup time at A, B, and C before \overline{LE}^{\uparrow}	4			ns	
t _h	Hold time at A, B, and C after LE↑	1			ns	
Т _А	Operating free-air temperature	0		70	°C	



SDAS203C - APRIL 1982 - REVISED JANUARY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		SN	SN74AS137				
PARAMETER	TEST COND	MIN	түр†	MAX	UNIT		
VIK	$V_{CC} = 4.5 V,$	lı = – 18 mA			-1.2	V	
VOH	V_{CC} = 4.5 V to 5.5 V,	I _{OH} = -2 mA	V _{CC} -2			V	
V _{OL}	$V_{CC} = 4.5 V,$	I _{OL} = 20 mA		0.35	0.5	V	
l	V _{CC} = 5.5 V,	$V_{I} = 7 V$			0.1	mA	
Iн	V _{CC} = 5.5 V,	V _I = 2.7 V			20	μA	
۱ _{۱L}	V _{CC} = 5.5 V,	V _I = 0.4 V			-1	mA	
I0 [‡]	V _{CC} = 5.5 V,	V _O = 2.25 V	-30		- 112	mA	
lcc	V _{CC} = 5.5 V			15	24	mA	

[†] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$. [‡] The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.


switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C _L = 50 pF R _L = 500 Ω T _A = MIN t	$V_{CC} = 4.5 V \text{ to } 5.5 V, \\ C_{L} = 50 \text{ pF}, \\ R_{L} = 500 \Omega, \\ T_{A} = \text{MIN to MAX} \\ \hline \text{SN74AS137}$			
			MIN	MAX	1		
^t PLH		, v	2	12.5			
^t PHL	А, В, С	Y	2	12.5	ns		
^t PLH	G2	Y	2	8			
^t PHL	G2	Ý	2	8.5	ns		
^t PLH	04	, v	2	10			
^t PHL	G1	Y	2	9	ns		
^t PLH	LE	Y	3	13.5			
^t PHL		Ť	3	14	ns		

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



SDAS203C - APRIL 1982 - REVISED JANUARY 1995



NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR \leq 1 MHz, t_{f} = t_{f} = 2 ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74ALS137AD	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	ALS137A	Samples
SN74ALS137AN	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74ALS137AN	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020



www.ti.com

5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74ALS137AD	D	SOIC	16	40	507	8	3940	4.32
SN74ALS137AN	Ν	PDIP	16	25	506	13.97	11230	4.32
SN74ALS137AN	Ν	PDIP	16	25	506	13.97	11230	4.32

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated