

STD5N52U, STF5N52U

N-channel 525 V, 1.25 Ω typ., 4.4 A UltraFASTmesh™ Power MOSFETs in DPAK and TO-220FP packages

Datasheet - production data





Figure 1. Internal schematic diagram



Features

Order codes	V _{DS}	R _{DS(on)} max	I _D	P _{TOT}
STD5N52U	525 V	1.5 Ω	4.4 A	70 W
STF5N52U	525 V	1.5 \(\Omega\)	4.4 A	25 W

- Outstanding dv/dt capability
- Gate charge minimized
- Very low intrinsic capacitances
- Very low R_{DS(on)}
- Extremely low t_{rr}

Applications

· Switching applications

Description

These devices are N-channel Power MOSFETs developed using UltraFASTmesh™ technology, which combines the advantages of reduced onresistance, Zener gate protection and very high dv/dt capability with an enhanced fast body-drain recovery diode.

Table 1. Device summary

Order codes	Marking	ng Package Packa	
STD5N52U	5N52U	DPAK	Tape and reel
STF5N52U	311320	TO-220FP	Tube

Contents

1	Electrical ratings 3
2	Electrical characteristics 4
	2.1 Electrical characteristics (curves)
3	Test circuits9
4	Package mechanical data
	4.1 DPAK, STD5N52U11
	4.2 TO-220FP, STF5N52U
5	Packaging mechanical data16
6	Revision history



STD5N52U, STF5N52U Electrical ratings

1 Electrical ratings

Table 2. Absolute maximum ratings

Symbol	Parameter		Value	Unit
Symbol	Farameter	DPAK	TO-220FP	Onit
V_{GS}	Gate- source voltage		± 30	V
I _D	Drain current (continuous) at T _C = 25 °C		4.4	Α
I _D	Drain current (continuous) at T _C = 100 °C		2.8	Α
I _{DM} ⁽¹⁾	Drain current (pulsed)		17.6	Α
P _{TOT}	Total dissipation at T _C = 25 °C	70	25	W
I _{AR}	Avalanche current, repetitive or not-repetitive (pulse width limited by T_J max)	4.4		А
E _{AS}	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 50$ V)		170	mJ
dv/dt ⁽²⁾	Peak diode recovery voltage slope		20	V/ns
ESD	Gate-source human body model (R = 1.5 k Ω , C = 100 pF)		2.8	kV
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t=1 s;T _C =25 °C)		2500	V
TJ	Operating junction temperature	-55 to 150		°C
T _{stg}	Storage temperature	(JJ 10 150	°C

^{1.} Pulse width limited by safe operating area.

Table 3. Thermal data

Symbol	Parameter	Va	Unit	
Symbol	r at attletel	DPAK	TO-220FP	Onne
R _{thj-case}	Thermal resistance junction-case max	1.79	5	°C/W
R _{thj-amb}	Thermal resistance junction-ambient max		62.5	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	50		°C/W

^{1.} When mounted on 1 inch² FR-4 board, 2oz Cu

^{2.} $I_{SD} \leq 4.4 \text{ A}, \text{ di/dt } \leq 400 \text{ A/}\mu\text{s}, \text{ peak } V_{DS} \leq V_{(BR)DSS}$

2 Electrical characteristics

(Tcase =25 °C unless otherwise specified).

Table 4. On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage (V _{GS} = 0)	I _D = 1 mA	525			V
lasa	Zero gate voltage	V _{DS} = 525 V			10	μΑ
DSS	drain current ($V_{GS} = 0$)	V _{DS} = 525 V, T _C =125 °C			500	μΑ
I _{GSS}	I _{GSS} Gate-body leakage current (V _{DS} = 0)	V _{GS} = 20 V			±10	μΑ
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}, I_{D} = 50 \mu\text{A}$	3	3.75	4.5	V
R _{DS(on)} Static drain resistance	Static drain-source on- resistance	$V_{GS} = 10 \text{ V}, I_D = 2.2 \text{ A}$		1.25	1.5	Ω

Table 5. Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	529	-	pF
C _{oss}	Output capacitance	$V_{DS} = 25 \text{ V, f} = 1 \text{ MHz,}$	-	71	-	pF
C _{rss}	Reverse transfer capacitance	V _{GS} = 0	-	13.4	-	рF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related	V _{DS} = 0 to 420 V, V _{GS} = 0	-	11	-	pF
R_g	Gate input resistance	f=1 MHz open drain	1	6	-	Ω
Q_g	Total gate charge	V _{DD} = 416 V, I _D = 4.4 A, V _{GS} = 10 V	ı	16.9	-	nC
Q _{gs}	Gate-source charge		-	4.2	-	nC
Q _{gd}	Gate-drain charge	(see Figure 17)	-	8.4	-	nC

^{1.} $C_{oss\,eq}$ time related is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}



Table 6. Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time		-	11.4	-	ns
t _r	Rise time	$V_{DD} = 260 \text{ V}, I_{D} = 2.2 \text{ A},$ $R_{G} = 4.7 \Omega, V_{GS} = 10 \text{ V}$ (see Figure 16)	-	13.6	-	ns
t _{d(off)}	Turn-off-delay time		-	23.1	-	ns
t _f	Fall time		-	15	-	ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		4.4	Α
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)		-		17.6	Α
V _{SD} ⁽²⁾	Forward on voltage	$I_{SD} = 4.4 \text{ A}, V_{GS} = 0$	-		1.6	٧
t _{rr}	Reverse recovery time	I _{SD} = 4.4 A, di/dt = 100 A/μs	-	55		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V	-	95		nC
I _{RRM}	Reverse recovery current	(see Figure 18)	-	3.5		Α
t _{rr}	Reverse recovery time	I _{SD} = 4.4 A, di/dt = 100 A/μs	-	120		ns
Q _{rr}	Reverse recovery charge	V _{DD} = 60 V T _J = 150 °C	-	266		nC
I _{RRM}	Reverse recovery current	(see Figure 18)	-	4.5		Α

^{1.} Pulse width limited by safe operating area

Table 8. Gate-source Zener diode

Symbol	Parameter	Test conditions	Min	Тур.	Max.	Unit
V _{(BR)GSO}	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{mA}, I_D = 0$	30	-	-	V

The built-in back-to-back Zener diodes have specifically been designed to enhance the device's ESD capability. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device's integrity. These integrated Zener diodes thus avoid the usage of external components.

^{2.} Pulsed: pulse duration = 300 μ s, duty cycle 1.5%

Electrical characteristics (curves) 2.1

Figure 2. Safe operating area for DPAK

100μs 1ms Tj=150°C 4 6 103 V_{DS}(V)

Figure 3. Thermal impedance for DPAK





Figure 4. Safe operating area for TO-220FP

Figure 5. Thermal impedance for TO-220FP








Figure 6. Output characteristics

Figure 7. Transfer characteristics






DocID15684 Rev 3 6/19

Figure 8. Normalized $V_{(BR)DSS}$ vs temperature

Figure 9. Static drain-source on-resistance







Figure 10. Gate charge vs gate-source voltage

Figure 11. Capacitance variations







Figure 12. Normalized gate threshold voltage vs temperature

Figure 13. Normalized on-resistance vs temperature








Figure 14. Source-drain diode forward characteristics

Figure 15. Maximum avalanche energy vs temperature





3 Test circuits

Figure 16. Switching times test circuit for resistive load

Figure 17. Gate charge test circuit




Figure 18. Test circuit for inductive load switching and diode recovery times

Figure 19. Unclamped inductive load test circuit





Figure 20. Unclamped inductive waveform

Figure 21. Switching time waveform



4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

10/19 DocID15684 Rev 3

4.1 DPAK, STD5N52U

E -THERMAL PAD c2 E1 L2 D Note 7 <u>b(</u>2x) R С SEATING PLANE (L1) *V2* 0,25 0068772_N

Figure 22. DPAK (TO-252) type A drawing

Table 9. DPAK (TO-252) type A mechanical data

Dim	14515 61 51 711 (15	mm	
Dim.	Min.	Тур.	Max.
Α	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1		5.10	
E	6.40		6.60
E1		4.70	
е		2.28	
e1	4.40		4.60
Н	9.35		10.10
L	1.00		1.50
(L1)		2.80	
L2		0.80	
L4	0.60		1.00
R		0.20	
V2	0°		8°




Figure 23. DPAK (TO-252) type A footprint ^(a)

a. All dimensions are in millimeters



4.2 TO-220FP, STF5N52U




Figure 24. TO-220FP drawing

Table 10. TO-220FP mechanical data

Table 10. 10-22011 Illectionical data						
Dim.		mm				
Dilli.	Min.	Тур.	Max.			
Α	4.4		4.6			
В	2.5		2.7			
D	2.5		2.75			
E	0.45		0.7			
F	0.75		1			
F1	1.15		1.70			
F2	1.15		1.70			
G	4.95		5.2			
G1	2.4		2.7			
Н	10		10.4			
L2		16				
L3	28.6		30.6			
L4	9.8		10.6			
L5	2.9		3.6			
L6	15.9		16.4			
L7	9		9.3			
Ø	3		3.2			

5 Packaging mechanical data

10 pitches cumulative tolerance on tape +/- 0.2 mm

Top cover tolerance on tape +/- 0.2 mm

For machine ref. only including draft and radii concentric around B0

User direction of feed

Light September 10 pitches cumulative tolerance on tape +/- 0.2 mm

User direction of feed

AM08852v1

Figure 25. Tape for DPAK (TO-252)




Figure 26. Reel for DPAK (TO-252)

Table 11. DPAK (TO-252) tape and reel mechanical data

Таре				Reel		
Dim.	mm		Dim.	mm		
Diiii.	Min.	Max.	Dilli.	Min.	Max.	
A0	6.8	7	Α		330	
В0	10.4	10.6	В	1.5		
B1		12.1	С	12.8	13.2	
D	1.5	1.6	D	20.2		
D1	1.5		G	16.4	18.4	
Е	1.65	1.85	N	50		
F	7.4	7.6	Т		22.4	
K0	2.55	2.75				
P0	3.9	4.1		Base qty.	2500	
P1	7.9	8.1		Bulk qty.	2500	
P2	1.9	2.1				
R	40					
Т	0.25	0.35				
W	15.7	16.3				

6 Revision history

Table 12. Document revision history

Date	Revision	Changes
06-May-2009	1	First release.
28-Sep-2011	2	 Inserted new device in I²PAK. Updated tables 1, 2 and 3 with the new package. Updated Section 4: Package mechanical data with the new package and Section 5: Packaging mechanical data. Minor text changes.
24-Apr-2014 3 — Modifie — The pa		 Updated Section 4.1: DPAK, STD5N52U Modified: Q_{rr} unit in Table 7 Modified: Figure 8 and 11 The part number STI5N52U has been moved to a separate datasheet

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

