

NC - No internal connection

### description/ordering information

2A Π5

2B

2Y Π7

GND

6

8

12 4Y

11 🛛 3A

10 3B

9 П 3Y

The 'HCT257 devices are designed to multiplex signals from 4-bit data sources to 4-output data lines in bus-organized systems. The 3-state outputs do not load the data lines when the output-enable (OE) input is at the high logic level.

To ensure the high-impedance state during power up or power down, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

TA	PACKAG	3et	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – N	Tube of 25	SN74HCT257N	SN74HCT257N	
4000 to 0500		Tube of 40	SN74HCT257D		
–40°C to 85°C	SOIC – D	Reel of 2500	SN74HCT257DR	HCT257	
		Reel of 250	SN74HCT257DT		
FF00 to 40500	CDIP – J	Tube of 25	SNJ54HCT257J	SNJ54HCT257J	
–55°C to 125°C	LCCC – FK	Tube of 55	SNJ54HCT257FK	SNJ54HCT257FK	

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameter




Copyright © 2003, Texas Instruments Incorporated

SCLS072D - NOVEMBER 1988 - REVISED SEPTEMBER 2003

	FU	NCTION	TABLE	
	INPU			
OE	SELECT	OUTPUT Y		
OE	Ā/B	Α	В	
н	Х	Х	Х	Z
L	L	L	Х	L
L	L	Н	Х	Н
L	н	Х	L	L
L	Н	Х	Н	Н

## logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.



SCLS072D - NOVEMBER 1988 - REVISED SEPTEMBER 2003

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub>	–0.5 V to 7 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0 or V <sub>I</sub> > V <sub>CC</sub> ) (see Note 1)	
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) (see Note 1)	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±35 mA
Continuous current through V <sub>CC</sub> or GND	±70 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): D package	73°C/W
N package	67°C/W
Storage temperature range, T <sub>stg</sub>	. −65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 3)

			SN	54HCT257	SN	74HCT2	57	
			MIN	NOM MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5 🖈 5.5	4.5	5	5.5	V
VIH	High-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2	W	2			V
VIL	Low-level input voltage	$V_{CC} = 4.5 V \text{ to } 5.5 V$		0.8			0.8	V
VI	Input voltage		0	Vcc	0		VCC	V
VO	Output voltage		0	vcc	0		VCC	V
tt	Input transition (rise and fall) time		C	500			500	ns
Т <sub>А</sub>	Operating free-air temperature		-55	125	-40		85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	7507.00			Т	A = 25°C	;	SN54H0	CT257	SN74H	CT257	
PARAMETER	TEST CO	NDITIONS	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Maria		I <sub>OH</sub> = -20 μA	4.5.1	4.4	4.499		4.4		4.4		
Voh	$V_{I} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		V
Max		I <sub>OL</sub> = 20 μA	45.1		0.001	0.1		0.1		0.1	V
VOL	$V_{OL}$ $V_I = V_{IH} \text{ or } V_{IL}$	IOL = 6 mA	4.5 V		0.17	0.26		0.4		0.33	v
l	VI = ACC  or  0		5.5 V		±0.1	±100		±1000		±1000	nA
IOZ	$V_{O} = V_{CC} \text{ or } 0,$	$V_I = V_{IH} \text{ or } V_{IL}$	5.5 V		±0.01	±0.5	4	±10		±5	μΑ
ICC	$V_I = V_{CC} \text{ or } 0,$	I <sub>O</sub> = 0	5.5 V			8	n	160		80	μΑ
∆ICC‡	One input at 0.5 V of Other inputs at 0 or		5.5 V		1.4	2.4	10yd	3		2.9	mA
Ci			4.5 V to 5.5 V		3	10		10*		10	pF

\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

<sup>‡</sup> This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V<sub>CC</sub>.



SCLS072D - NOVEMBER 1988 - REVISED SEPTEMBER 2003

# switching characteristics over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	то		Τį	λ = 25°C	;	SN54H	CT257	SN74H	CT257	
PARAMETER	(INPUT)	(OUTPUT)	OUTPUT) VCC		TYP	MAX	MIN	MAX	MIN	MAX	UNIT
	A an D	V	4.5 V		20	30		45		38	
4	A or B	Y	5.5 V		17	27		40		34	
<sup>t</sup> pd	<sup>t</sup> pd Ā/B	X	4.5 V		20	30		45		38	ns
	A/B	Y	5.5 V		17	27		40		34	
	OE	X	4.5 V		20	30	4	45		38	
t <sub>en</sub>	OE	Y	5.5 V		17	27	(c)	40		34	ns
	OE	X	4.5 V		20	30	la.	45		38	
<sup>t</sup> dis	OE	Y	5.5 V		17	27	). 40	40		34	ns
4.		Apy	4.5 V		8	15		22		19	
tt		Any	5.5 V		7	14		21		17	ns

# switching characteristics over recommended operating free-air temperature range, $C_L = 150 \text{ pF}$ (unless otherwise noted) (see Figure 1)


DADAMETER	FROM	то		Т	<sub>4</sub> = 25°C	;	SN54HCT257	SN74HCT257		
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN MAX	MIN MAX	UNIT	
	A	X	4.5 V		22	38	57	48		
	A or B	Y	5.5 V		19	35	53	44		
<sup>t</sup> pd	Ā/B	Y	4.5 V		22	38	57	48	ns	
	A/B	Ŷ	I	5.5 V		19	35	53	44	
		V	4.5 V		23	40	5 60	50		
<sup>t</sup> en	ŌĒ	Y	5.5 V		20	38	57	48	ns	
+.		Apy (	4.5 V		17	42	<b>4</b> 63	53	200	
t		Any	5.5 V		14	38	57	48	ns	

## operating characteristics, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	No load	13	pF



SCLS072D - NOVEMBER 1988 - REVISED SEPTEMBER 2003



### PARAMETER MEASUREMENT INFORMATION

- D. The outputs are measured one at a time with one input transition per measurement.
- E. tpl 7 and tpH7 are the same as t<sub>dis</sub>.
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

#### Figure 1. Load Circuit and Voltage Waveforms





#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74HCT257D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT257	Samples
SN74HCT257DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT257	Samples
SN74HCT257DRE4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT257	Samples
SN74HCT257N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HCT257N	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

#### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal
-----------------------------

Device	-	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HCT257DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



www.ti.com

# PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HCT257DR	SOIC	D	16	2500	340.5	336.1	32.0



www.ti.com

5-Jan-2022

## TUBE



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74HCT257D	D	SOIC	16	40	507	8	3940	4.32
SN74HCT257N	N	PDIP	16	25	506	13.97	11230	4.32
SN74HCT257N	Ν	PDIP	16	25	506	13.97	11230	4.32

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated