onsemi

Advanced Synchronous Rectifier Controller for LLC Resonant Converter

NCP4318

NCP4318 is an advanced synchronous rectification (SR) controller for LLC resonant converter with minimum external components. It has two gate drivers for driving the SR MOSFETs rectifying the outputs of the secondary transformer windings. The two gate drivers have their own drain and source sensing pins and operate independently of each other. The advanced adaptive dead time control compensates the voltage across parasitic inductance to minimize the body diode conduction and maximize the system efficiency. The advanced turn−off control algorithm allows stable SR operation over entire load range. NCP4318 has two versions of pin assignment – NCP4318A, NCP4318B, and two types of package – SOIC−8 and SOIC−8 EP.

Features

- Mixed Mode SR Turn−off Control
- Anti Shoot−through Control for Reliable SR Operation
- 200 V−rated Drain Sensing and Dedicated Source Sensing Pins
- Advanced Adaptive Dead Time Control
- SR Current Inversion Detection
- Adaptive Minimum Turn−on Time for Noise Immunity
- SR Conduction Time Increase Rate Limitation
- Multi−level Turn−off Threshold Voltage
- Adaptive Gate Voltage (10 V, 6 V)
- Low Operating Current (100 µA) in Green Mode
- Soft Start with 0 V / 6 V Gate Output Voltage
- Short Turn−on and Turn−off Delay Time (30 ns / 30 ns)
- High Gate Sourcing and Sinking Current (1.5 A / 4.5 A)
- Wide Operating Supply Voltage Range from 6.5 V to 35 V
- Wide Operating Frequency Range (22 kHz to 500 kHz)
- SOIC−8 and SOIC−8 EP Packages
- These Devices are Pb−Free and are RoHS Compliant

Applications

- High Power Density Adapters
- Large Screen LED−TV and OLED−TV Power Supplies
- High Efficiency Desktop and Server Power Supplies
- Networking and Telecom Power Supplies
- High Power LED Lighting

SOIC−8, 150 mils CASE 751BD 1

- U = Pin Layout, A and B V = Frequency, H: High, L: Low WX = Additional IPT Option A = Assembly Location WL = Wafer Lot Traceability
- YYWW = Date Code

PIN CONNECTIONS

(Top View)

ORDERING INFORMATION

See detailed ordering, marking and shipping information on page [3](#page-2-0) of this data sheet.

Figure 1. Typical Application Schematic of NCP4318

Figure 2. Internal Block Diagram of NCP4318

PIN DESCRIPTION

ORDERING INFORMATION

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

‡In development. Available upon request.

MAXIMUM RATINGS

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. All voltage values are with respect to the GND pin.

2. The capacitance can be replaced by $\mathrm{C_{OSS}}$ of MOSFET.

THERMAL CHARACTERISTICS

3. JEDEC standard: JESD51−2 (still air natural convection) and JESD51−3 (1s0p).
4. JEDEC standard: JESD51−2 (still air natural convection) and JESD51−7 (2s2p) with an additional 1−oz 1−in² copper spreader.

RECOMMENDED OPERATING CONDITIONS

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

5. Allowable operating supply voltage V_{DD} can be limited by the power dissipation of NCP4318 related to switching frequency, load capacitance and ambient temperature.

ELECTRICAL CHARACTERISTICS (V_{DD} = 12 V and T_J = −40°C to 125°C unless otherwise specified.)

DRAIN VOLTAGE SENSING SECTION

DEAD TIME REGULATION SECTION

PROTECTION SECTION

GATE DRIVER SECTION

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

6. Not tested but guaranteed by design

IC OPTIONS

 $7.$ f_{HFS−EN} = 1 / t_{HFS−EN}.

Figure 5. tMIN−ON−U1−CH1 vs. Temperature Figure 6. tMIN−ON−U1−CH2 vs. Temperature

Figure 9. VTH−OFF−STEP−CH1 vs. Temperature Figure 10. VTH−OFF−STEP−CH2 vs. Temperature

Figure 11. V_{DD}−_{ON} vs. Temperature **Figure 12. V**_{DD−OFF} vs. Temperature

TYPICAL PERFORMANCE CHARACTERISTICS

140

130

IDD_GREEN[UA]
 IDD_GREEN[UA]

80

80

70

60

 -40

 -20

Figure 17. I_{DD}_−GREEN</sub> vs. Temperature Figure 18. n_{SS}_{−SKIP} vs. Temperature

Figure 19. tON−DLY−CH1 vs. Temperature Figure 20. tON−DLY−CH2 vs. Temperature

Figure 21. tOFF−DLY−CH1 vs. Temperature Figure 22. tOFF−DLY−CH2 vs. Temperature

Figure 23. KTON1−CH1 vs. Temperature Figure 24. KTON1−CH2 vs. Temperature

Figure 27. VGATE−MAX−CH1 vs. Temperature Figure 28. VGATE−MAX−CH2 vs. Temperature

Figure 29. VGATE−MAX−7V−CH1 vs. Temperature Figure 30. VGATE−MAX−7V−CH2 vs. Temperature

Figure 35. VTH−HIGH−CH1 vs. Temperature Figure 36. VTH−HIGH−CH2 vs. Temperature

Figure 39. tGATE−SKIP1−CH1 vs. Temperature Figure 40. tGATE−SKIP1−CH2 vs. Temperature

Figure 41. tGRN1−ENT vs. Temperature Figure 42. tGRN2−ENT vs. Temperature

APPLICATIONS INFORMATION

Basic Operation Principle

NCP4318 controls the SR MOSFETs based on the instantaneous drain−to−source voltage sensed across the drain and source pins of the MOSFET. Before SR gate turning on, SR body diode operates as the conventional diode rectifier. Referring to Figure [46,](#page-16-0) the conducting body diode makes the drain−to−source voltage drops below the turn−on threshold voltage *VTH−ON* and triggers the turn−on of the SR gate. After the SR gate turning on, the product of on resistance *RDS−ON* of the SR MOSFET and the instantaneous SR current determines the drain−to−source voltage.

When the drain−to−source voltage reaches the turn−off threshold voltage *VTH−OFF*, as SR MOSFET current decreases to near zero, NCP4318 turns off the gate. If SR dead time is larger or smaller than the dead time regulation target, NCP4318 adaptively changes a virtual turn−off threshold voltage to regulate the dead time between *tDEAD−LBAND* and *tDEAD−HBAND*, so to maximize system efficiency.

SR Turn−on Algorithm

When V_D is lower than *V_{TH}−ON* by body diode conduction of SR MOSFET, turn−on comparator *COM1* toggles high. If an additional delay flag signal *DLY_EN* is low, VG goes high with only 30 ns of *tON−DLY* and GATE sources 1.5 A of *ISOURCE* to turn on the SR MOSFET.

On the other hand, if the *DLY_EN* flag is HIGH due to current inversion detection *SRCINV* or green−mode preparation *GREEN2*, additional turn−on delay is applied by an adaptive turn−on delay block. In this case, SR gate is turned on when the body diode conduction time is confirmed to be longer than *tON−DLY2*.

SR Turn−off Algorithm

The SR turn−off method determines safe and stable SR operation. One of the conventional methods turns off the SR gate based on the instantaneous drain voltage (present information). This method is widely used and easy to realize, and it can prevent late turn−off with appropriate turn−off threshold voltage. However, it frequently shows premature turn−off due to parasitic stray inductances of PCB trace and package of the SR MOSFET. On the other hand, SR gate on−time is predicted by inspecting previous−cycle drain voltage information. It can prevent the premature turn−off, providing good performance for the system with constant operating frequency and SR conduction duration. However, in case of the frequency changing, the on−time prediction may lead to late turn−off during frequency increasing event, leading to negative current flowing in the secondary side of the LLC converter.

To gain the advantages of both methods, NCP4318 adopts a mixed type turn−off algorithm, which modulate a virtual turn–off threshold voltage (V TH−OFF) to regulate the turn−off dead time within a hysteresis band. As shown in Figure 45, the instantaneous drain voltage V_D is compared with a virtual V_{TH-OFF} to turn off the SR gate. The virtual VTH−OFF is adaptively changed to compensate the effect of stray inductance and regulate a t_{DEAD} between *tDEAD−LBAND* and *tDEAD−HBAND*. Therefore, NCP4318 can show robust operation with very small dead time

Figure 45. SR Turn−off Algorithm

Hysteresis−Band Dead−Time Regulation

The stray inductance of SR MOSFET induces a positive offset voltage across drain and source when the SR current decreases. This makes drain−to−source voltage of SR MOSFET higher than the product of *RDS−ON* and the instantaneous SR current, which results in premature SR turn−off as shown in Figure [46](#page-16-0) (a). The induced offset voltage changes as the output load varying, so, to keep a

fixed SR dead time, the turn−off threshold voltage needs to be tuned. NCP4318 utilizes the virtual V_{TH-OFF} , which is comprised of 31 steps of turn−off threshold voltages *VTH−OFF(n)* and 31 steps of offset current *IOFFSET(n)* as shown in Figure 46 (b) and Figure 47. The turn−off condition and the virtual turn−off threshold voltage can be expressed as:

 V_{DS} + I_{OFFSET} · R_{OFFSET} - V_{TH-OFF} = 0 (eq. 1)

Virtual $V_{TH-OFF} = V_{TH-OFF} - R_{OFFST} \cdot I_{OFFST}$ $(eq. 2)$

where R_{OFFSET} is the external drain sensing resistance.

VTH−OFF modulates between *VTH−OFF−MIN* and *VTH−OFF−MAX* with a step size of *VTH−OFF−STEP*, and IOFFSET varies between 0 and 310 µA with 10 µA of step size. IOFFSET means to provide a finer tuning on the virtual VTH−OFF. When the IOFFSET has saturated to maximum or minimum values, V_{TH-OFF} changes to its next step for a coarse control. So, designing the *ROFFSET* resistance as *VTH−OFF−STEP / 310 µA* gives a linear virtual V_{TH}−OFF sweeping range. Typically, 30–Ω *R_{OFFSET}* is used when $V_{TH-OFF-STEP}$ is 8 mV, and 15 Ω for 4 mV.

Dead time is defined as the duration from V_{GATE} turning off to VD exceeding *VTH−HGH*. In Figure 48 (a), the measured dead time t_{DEAD} is larger than upper band of *t*_{DEAD}*−HBAND*. To reduce t_{DEAD}, the virtual V_{TH−OFF} will increased by one−step decrease of *IOFFSET* within 128 switching cycles. As a result, t_{DEAD} decreases and becomes much closer to *tDEAD−HBAND*, as shown in Figure 46 (b).

Similarly, when the dead time is shorter than $t_{DEAD-LAND}$, the virtual V_{TH-OFF} will reduce in the following switching cycle. When the dead time is placed between *tDEAD−LBAND* and *tDEAD−HBAND* as in Figure [49,](#page-17-0) the virtual VTH−OFF stays as−is. Therefore, the dead time is regulated between *tDEAD−LBAND* and *tDEAD−HBAND* regardless of parasitic inductances. This hysteresis−band dead−time control provides stable operation across load variation by minimizing the variation of the dead time.

The initial and reset condition of the virtual V_{TH}-OFF is $V_{TH-OFF} = V_{TH-OFF-RST}$ and $I_{OFFSET} = 310 \mu A$.

Figure 47. Virtual VTH−OFF Trajectory when Load Increases

(b) tDEAD ≈ tDEAD−HBNAD

Figure 48. Dead−time Regulation

 $\mathsf{Figure\ 49.\ t_{DEAD}} \in [\mathsf{tp_{EAD-LBAND}},\ \mathsf{tp_{EAD-HBAND}}]$

Light Load Detection (LLD)

When the output load increases, due to larger current amplitude in the SR current, the dead−time regulation modulates the V_{TH−OFF} higher. Thus, the V_{TH−OFF} indicates the output load condition.

There are totally 31 steps of V_{TH}-OFF, noted as *VTH−OFF(0)*~V*TH−OFF(31)*. When the output load increases, by the dead−time regulation, VTH−OFF tends to increase. When V_{TH}-OFF's step number $n \le \eta_{LLD1}$ on channel 1, NCP4318 detects a light load condition. So, light load detection flag signal *LLD* set to '1'. When the load keeps reducing, making $n \le \eta_{LLD2}$, *LLD* is set to '2'. At heavier load and $n > \eta_{LLD1}$, *LLD* becomes '0'. This *LLD* signal is used for *SRCINV* detection threshold voltage control and adaptive *VGATE* control.

Figure 50. VTH−OFF Steps and the LLD Flag (LLD1 = 7, LLD2 = 3, VTH−OFF−RST = 3)

Advanced Adaptive Minimum Turn−on Time

When SR gate is turning on, there may be severe oscillation in the drain−to−source voltage of the SR MOSFET, which may result in several turn−off mis−triggering as shown in Figure 51. To provide stable SR gate signal without short pulses, it is desirable to have large turn−off blanking time (= minimum turn−on time) until the drain voltage oscillation attenuates. However, too large blanking time results in an inversion current problem under light load condition where the SR conduction time may be shorter than the minimum turn−on time.

To solve this issue, NCP4318 has an adaptive minimum turn−on time, *tMIN−ON,* where the turn−off blanking time

changes in accordance with the SR conduction time *tSRCOND*(n−1) measured in previous switching cycle. The SR conduction time is measured from SR gate rising edge to the drain sensing voltage V_D being higher than *V_{TH}-HGH*. *tMIN−ON* in the n−th switching cycle is defined as 50% of *tSRCOND*(n−1) as shown in Figure 52. During *tMIN−ON*, SR gate won't be turned off by the virtual V_{TH}_{−OFF}. The minimum and maximum values of *tMIN−ON* are defined as 200 ns and $t_{MIN-ON-UI}$ respectively. When the additional turn−on delay flag *DLY_EN* is high in the light load condition, *tMIN−ON* becomes 20% of *tSRCOND(n−1)* as shown in Figure 53.

Figure 51. Minimum Turn−on time and Turn−off Mis−triggering

Figure 52. Minimum Turn−on Time t_{MIN-ON} **when** *DLY_EN=0*

Figure 53. Minimum Turn−on Time t_{MIN-ON} **when** *DLY_EN=1*

Multi−step VTH−OFF

In heavy−load conditions, VTH−OFF tends to be high. When the switching frequency on the primary side suddenly increases from the heavy−load condition, the SR current conduction duration reduces accordingly. To make the SR controller timely reacts to this transition, we implements a multi–step V_{TH-OFF} function to reduce the effective VTH−OFF, turning off the SR gate earlier, during this transition. Referring to the SR gate on−time of previous switching cycle, before the SR gate on−time reaches 70% (K2ND−TOFF) of the previous−cycle on−time, the effective V_{TH-OFF} is temporarily reduces to 60% (K_{2ND}_{-VOFF}) of its real value. Thus, the SR gate can be turned off with a lower VTH−OFF during the frequency−increasing transition, providing a safer operation. The multi–step V_{TH−OFF} function is active when *LLD* = 0.

Figure 54. t_{DEAD} ∈ [t_{DEAD-LBAND}, t_{DEAD-HBAND}]

Current Inversion Detection

During SR operation, two types of inversion current may occur. First, in light load condition, capacitive current spike causes leading edge inversion current. In heavy load condition, the body diode of SR MOSFET starts conducting right after the primary side switching transition taking place. However, when the resonance−capacitor voltage amplitude is not large enough in light load condition, the voltage across the magnetizing inductance of the transformer is smaller than the reflected output voltage. Thus, the secondary side SR body diode conduction is delayed until the magnetizing inductor voltage builds up to the reflected output voltage. However, the primary side switching transition can cause capacitive current spike and turn on the body diode of SR MOSFET for a short time as shown in Figure 55, which induces SR turn−on mis−trigger. As a result, the turn−on mis−trigger makes leading edge inversion current in the secondary side.

The second inversion current is trailing edge inversion current caused by excessive SR gate on−time, which is generally due to the minimum on−time *tMIN−ON*. If *tMIN−ON* is longer than current transferring duration, trailing edge inversion current can happen as shown in Figure 56. If there is no proper algorithm to prevent this inversion current, severe drain voltage spike can happen due to SR MOSFET hard switching.

Figure 55. Leading Edge Inversion Current

Figure 56. Trailing Edge Inversion Current

To prevent both leading edge and trailing edge inversion currents, NCP4318 has a current inversion detection function *SRCINV*. This function is effective during t_{MIN-ON} . When the SR gate is turned on and the inversion current occurs, the drain sensing voltage of SR MOSFET becomes a positive value. In this condition, if V_{DS} is higher than 0 mV for *tINV* of the detection confirmation time, *SRCINV* will be triggered and turn off the SR gate immediately. Then, the *DLY_EN* flag goes high and the turn−on delay is increased to *tON−DLY2* for the following switching cycles.

When the *LLD* flag is high, V_{TH}_{−OFF} tends to be low, and the VTH−OFF replaces the 0−mV threshold voltage for *SRCINV*. If the gate on−time is longer than t_{MIN-ON} , the virtual V_{TH−OFF} turn−off mechanism will turn off the gate properly.

Figure 57. Triggering SRCINV by Leading−edge Inversion Current

Green Mode

In NCP4318, there are two stages to trigger *GREEN* function. *GREEN1* is for low power consumption in light load condition, and *GREEN2* is for preparing a *GREEN1* triggering.

When the LLC controller in the primary side operates in skip mode under light load conditions, making V_{D1} shows no switching waveform for longer than *tGRN1−ENT*, the *GREEN1* mode will be activated as shown in Figure 58. Once NCP4318 is in the *GREEN1* mode, all the major functions are disabled to reduce the operating current down to 100 μA of *I_{DD}_{−GREEN}*. NCP4318 exits from *GREEN1* when four switching cycles are observed from V_{D1} as shown in Figure 59.

Before *GREEN1* being triggered, if the duration of no switching operation is longer than *tGRN2−ENT*, a short *GREEN2* pulse is generated to reset the virtual *VTH−OFF* and assert *DLY_EN*. *LLD* may also be asserted when V_{TH}-OFF</sub> resets to a level lower than η_{LLD1} . Doing so, *GREEN2* prepares new SR operation starting condition and allows soft increment of SR gate pulses for the next switching bundle.

Figure 58. Entering *GREEN1*

Figure 59. Exit from *GREEN1*

Limitation on SR Gate On−time Increasing Rate

To better cope with transitions of operating frequency, NCP4318 has an optional SR gate on−time increasing−rate limitation function. When this function is enable, the on−time of consecutive SR−gate pulses won't increase too much from their precedent pulse. The increase rate is limited as 550 ns of *tGATE−LIM* between two consecutive pulses. In other words, when the on−time should change from a smaller value to a larger value, the SR gate takes a few switching cycle to increase its pulse width gradually.

More, when this function is enabled, the maximum pulse width of the SR gate start from 1.2 us after a *GREEN2* or *SRCINV* event. The maximum pulse width increases up to *tSR−MAX−ON*.

Adaptive V_{GATE} Control

Lowering the gate clamping voltage *VGATE* reduces gate drive power consumption. Adaptive *VGATE* control reduces *VGATE* level when it is a better choice of operation. In NCP4318, there are three condition to trigger the adaptive *VGATE*. First is the output load condition. In light load condition, to save the SR gate driving current and maximize efficiency, NCP4318 adaptively changes *VGATE*. As shown in Figure 60, when LLD goes from '0' to '1', the gate clamp voltage reduces from 10 V to 6 V. It could save 40% of gate driving power consumption. In heavy load condition, *VGATE* resumes to 10 V for lower turn–on resistance R_{DS-ON} of the SR MOSFET, as depicted in Figure 61. There is also a 3−level−VGATE option which set *VGATE* = 5 V when $LLD = 2$.

The second condition is the operating frequency. If the LLC operating frequency is higher than 200 kHz of *fHFS−EN =* 1/*tHFS−EN* in L−version and 250 kHz in H−version, NCP4318 reduces *VGATE* for lowering SR gate driving current.

The last condition is junction temperature T_J of the IC. When T_J is higher than 105°C of T_{OTPI} , V_{GATE} reduces to 6 V to reduce heat dissipation of the IC. *VGATE* resumes to 10 V when *TJ* is lower than 80°C of *TOTP−RST*.

Figure 60. VGATE Reduces when LLD is High

Figure 61. V_{GATE} Resumes When LLD is Low

Soft Start

At the beginning of LLC startup, the operating frequency is severely changed, and the symmetrical duty cycles between the high−side and low−side power switches on the primary side sometimes cannot be guaranteed. To avoid SR operation during the startup transition, NCP4318 implements a soft–start function. After *V_{DD}* exceeds *VDD−GATE−ON*, the SR gate skips the initial 256 consecutive V_{D1} and V_{D2} switching cycles to check whether LLC system is stable or not. After the first 256 cycles, NCP4318 starts generating SR gate pulses with $V_{GATE} = 6$ V and *VTH−OFF* = *VTH−OFF−RST.* If LLD−based adaptive *VGATE* is enabled, *VGATE* stays 6 V until *LLD* signal goes to zero. Otherwise, *VGATE* stays 6 V for another 256 cycles. This allows soft−increment of SR gate pulses and gradual reduction of the SR dead time at startup.

Protections

For higher system reliability, two protections are implemented in NCP4318. First one is the primary shutdown protection. In SR controller point of view, NCP4318 cannot know directly the primary side abnormal gate off, such as by a certain LLC protection or power−off. In that condition, SR gate should be turned off as soon as possible even in minimum on−time. Though *SRCINV* function can turn–off SR gate at that moment, it has a certain delay time t_{INV} for the confirmation. For a faster turning off, a primary shutdown protection is implemented.

When the LLC gate signal in the primary side suddenly cuts down, SR current shows a downward transition, which induces a high *dV/dt* on the drain sensing voltage. If the *dV/dt* is higher than *V_{SD}−PRI*/t_{*INV*}, the primary shutdown protection is triggered and the SR gate turns off immediately. In addition, it asserts *GREEN1*, which makes 4 cycles of SR gate skipping to ignore turn−on mis−trigger caused by energy bouncing in the secondary side. The primary shutdown protection is effective in the leading edge of the SR gate for 70% of its previous−cycle SR gate on−time.

The other protection is the abnormal drain sensing protection. In normal condition, when the SR gate is turn on and higher than 4.5 V, the drain sensing voltage V_D is expected low, which in any case should not exceed *V*_{TH}_−*HGH*. However, in abnormal condition, due to *V*_D fluctuation, V_D can be higher than V_{TH-HGH} even when

 $V_{GATE} > 4.5$ V. In that condition, NCP4318 triggers the abnormal drain sensing protection, turns off the SR gate and makes *GREEN1* high.

To protect NCP4318 from overheating, NCP4318 stops operation when its junction temperature exceeds T_{OTP2} .

Figure 62. Triggering Primary Shutdown Protection

Recover From *t***_{ON−DLY2}**

When the *DLY EN* flag has been asserted, SR gate turns on after the body diode of the SR MOSFET conducts for *tON−DLY2*. NCP4318 clears the *DLY_EN* flag by observing the $V_D < V_{TH-ON}$ event. Before the SR gate turning on, if V_D crosses below *VTH−ON* for only one time, a *INV−EXT* counter adds by one. This counter resets when the V_D < *V_{TH}−ON* event happens more than one time in one switching cycle. When the $η_{INV−EXT}$ counter has elapsed, the DLY_EN flag is cleared.

Figure 63. Criterion of Clearing the DLY_EN Flag

PACKAGE DIMENSIONS

SOIC−8 EP

CASE 751AC ISSUE D

NOTES:

-
-
-
-
- 10. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

2. CONTROLLING DIMENSION: MILLIMETERS

2. CONTROLLING DIMENSION: MILLIMETERS

3. DIMENSION SHALL BE 0.004 IN EXCESS OF MAXIMUM MATERIAL CONDITION.

PROTRUSION SHALL
-
- 6. DATUMS A AND B ARE TO BE DETERMINED AT DATUM H.

 \mathbf{H}

-
- 0. DIMENSIONS BAND CAPPLY TO THE FLAT SECTION OF THE LEAD
BETWEEN 0.10 TO 0.25 FROM THE LEAD TIP.
BETWEEN ON TO 0.25 FROM THE LEAD TIP.
8. AT IS DEFINED AS THE VERTICAL DISTANCE FROM THE SEATING
PLANE TO THE LOWEST POINT O
-

SEATING
PLANE

BOTTOM VIEW

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D."

MOUNTING FOOTPRINT*

PACKAGE DIMENSIONS

SOIC 8, 150 mils CASE 751BD−01 ISSUE O

TOP VIEW

SIDE VIEW END VIEW

Notes:

(1) All dimensions are in millimeters. Angles in degrees.

(2) Complies with JEDEC MS-012.

onsemi, ONSOMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property.
A listing of **onsemi's** product/pate of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products
and applications using **onsemi** or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should
Buyer purchase or use **onsemi** produc associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal
Opportunity/Affirmative Action Employer. Thi

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

TECHNICAL SUPPORT

Email Requests to: orderlit@onsemi.com **onsemi Website:** www.onsemi.com

North American Technical Support:

Voice Mail: 1 800−282−9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative

