

C3M0021120K

Silicon Carbide Power MOSFET C3M™ MOSFET Technology

N-Channel Enhancement Mode

Features

- 3rd generation SiC MOSFET technology
- Optimized package with separate driver source pin
- 8mm of creepage distance between drain and source
- High blocking voltage with low on-resistance
- High-speed switching with low capacitances
- Fast intrinsic diode with low reverse recovery (Q_{rr})
- Halogen free, RoHS compliant

Benefits


- Reduce switching losses and minimize gate ringing
- Higher system efficiency
- Reduce cooling requirements
- Increase power density
- Increase system switching frequency

Applications

- Solar inverters
- EV motor drive
- High voltage DC/DC converters
- Switched mode power supplies
- Load switch

V_{DS}	1200 V
$I_D @ 25^\circ C$	100 A
$R_{DS(on)}$	21 mΩ

Package



Part Number	Package	Marking
C3M0021120K	TO 247-4	C3M0021120K

Maximum Ratings ($T_C = 25^\circ C$ unless otherwise specified)

Symbol	Parameter	Value	Unit	Test Conditions	Note
V_{DSmax}	Drain - Source Voltage	1200	V	$V_{GS} = 0 \text{ V}, I_D = 100 \mu\text{A}$	
V_{GSmax}	Gate - Source Voltage (dynamic)	-8/+19	V	AC ($f > 1 \text{ Hz}$)	Note 1
V_{GSop}	Gate - Source Voltage (static)	-4/+15	V	Static	Note 2
I_D	Continuous Drain Current	100	A	$V_{GS} = 15 \text{ V}, T_C = 25^\circ \text{C}$	Fig. 19
		74		$V_{GS} = 15 \text{ V}, T_C = 100^\circ \text{C}$	
$I_{D(pulse)}$	Pulsed Drain Current	200	A	Pulse width t_P limited by T_{jmax}	
P_D	Power Dissipation	469	W	$T_C = 25^\circ \text{C}, T_J = 175^\circ \text{C}$	Fig. 20
T_J, T_{stg}	Operating Junction and Storage Temperature	-40 to +175	°C		
T_L	Solder Temperature	260	°C	1.6mm (0.063") from case for 10s	

Note (1): When using MOSFET Body Diode $V_{GSmax} = -4\text{V}/+19\text{V}$

Note (2): MOSFET can also safely operate at 0/+15 V

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions	Note
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	1200			V	$V_{GS} = 0 \text{ V}, I_D = 100 \mu\text{A}$	
$V_{GS(\text{th})}$	Gate Threshold Voltage	1.8	2.5	3.6	V	$V_{DS} = V_{GS}, I_D = 17.7 \text{ mA}$	Fig. 11
			2.0		V	$V_{DS} = V_{GS}, I_D = 17.7 \text{ mA}, T_J = 175^\circ\text{C}$	
I_{DSS}	Zero Gate Voltage Drain Current	1	50	μA		$V_{DS} = 1200 \text{ V}, V_{GS} = 0 \text{ V}$	
I_{GSS}	Gate-Source Leakage Current	10	250	nA		$V_{GS} = 15 \text{ V}, V_{DS} = 0 \text{ V}$	
$R_{DS(\text{on})}$	Drain-Source On-State Resistance		21	28.8	$\text{m}\Omega$	$V_{GS} = 15 \text{ V}, I_D = 50 \text{ A}$	Fig. 4, 5, 6
			38			$V_{GS} = 15 \text{ V}, I_D = 50 \text{ A}, T_J = 175^\circ\text{C}$	
g_{fs}	Transconductance		35		S	$V_{DS} = 20 \text{ V}, I_{DS} = 50 \text{ A}$	Fig. 7
			33			$V_{DS} = 20 \text{ V}, I_{DS} = 50 \text{ A}, T_J = 175^\circ\text{C}$	
C_{iss}	Input Capacitance		4818		pF	$V_{GS} = 0 \text{ V}, V_{DS} = 1000 \text{ V}$ $f = 1 \text{ MHz}$ $V_{AC} = 25 \text{ mV}$	Fig. 17, 18
C_{oss}	Output Capacitance		180				
C_{rss}	Reverse Transfer Capacitance		12				
E_{oss}	C_{oss} Stored Energy		99		μJ		Fig. 16
E_{ON}	Turn-On Switching Energy (SiC Diode FWD)		0.69		mJ	$V_{DS} = 800 \text{ V}, V_{GS} = -4 \text{ V}/+15 \text{ V}, I_D = 50 \text{ A},$ $R_{G(\text{ext})} = 2.5 \Omega, L = 157 \mu\text{H}, T_J = 175^\circ\text{C}$	Fig. 26, 29
E_{OFF}	Turn Off Switching Energy (SiC Diode FWD)		0.42				
E_{ON}	Turn-On Switching Energy (Body Diode FWD)		1.58		mJ	$V_{DS} = 800 \text{ V}, V_{GS} = -4 \text{ V}/+15 \text{ V}, I_D = 50 \text{ A},$ $R_{G(\text{ext})} = 2.5 \Omega, L = 157 \mu\text{H}, T_J = 175^\circ\text{C}$	Fig. 26, 29
E_{OFF}	Turn Off Switching Energy (Body Diode FWD)		0.34				
$t_{d(on)}$	Turn-On Delay Time		29		ns	$V_{DD} = 800 \text{ V}, V_{GS} = -4 \text{ V}/15 \text{ V}$ $R_{G(\text{ext})} = 2.5 \Omega,$ $L = 157 \mu\text{H}$	Fig. 27
t_r	Rise Time		33				
$t_{d(off)}$	Turn-Off Delay Time		57				
t_f	Fall Time		14				
$R_{G(\text{int})}$	Internal Gate Resistance		3.3		Ω	$f = 1 \text{ MHz}, V_{AC} = 25 \text{ mV}$	
Q_{gs}	Gate to Source Charge		49		nC	$V_{DS} = 800 \text{ V}, V_{GS} = -4 \text{ V}/15 \text{ V}$ $I_D = 50 \text{ A}$ Per IEC60747-8-4 pg 21	Fig. 12
Q_{gd}	Gate to Drain Charge		50				
Q_g	Total Gate Charge		162				

Reverse Diode Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Typ.	Max.	Unit	Test Conditions	Note
V_{SD}	Diode Forward Voltage	4.6		V	$V_{GS} = -4 \text{ V}, I_{SD} = 25 \text{ A}, T_J = 25^\circ\text{C}$	Fig. 8, 9, 10
		4.2		V	$V_{GS} = -4 \text{ V}, I_{SD} = 25 \text{ A}, T_J = 175^\circ\text{C}$	
I_S	Continuous Diode Forward Current		90	A	$V_{GS} = -4 \text{ V}, T_c = 25^\circ\text{C}$	Note 1
$I_{S,\text{pulse}}$	Diode pulse Current		200	A	$V_{GS} = -4 \text{ V}$, pulse width t_p limited by $T_{j\max}$	Note 1
t_{rr}	Reverse Recover time	34		ns	$V_{GS} = -4 \text{ V}, I_{SD} = 50 \text{ A}, V_R = 800 \text{ V}$ $dI/dt = 2600 \text{ A}/\mu\text{s}, T_J = 175^\circ\text{C}$	Note 1
Q_{rr}	Reverse Recovery Charge	928		nC		
I_{rm}	Peak Reverse Recovery Current	42		A		

Thermal Characteristics

Symbol	Parameter	Typ.	Unit	Test Conditions	Note
$R_{\theta\text{JC}}$	Thermal Resistance from Junction to Case	0.32	°C/W		Fig. 21
$R_{\theta\text{JA}}$	Thermal Resistance From Junction to Ambient	40			

Typical Performance




Figure 1. Output Characteristics $T_J = -40^\circ\text{C}$




Figure 2. Output Characteristics $T_J = 25^\circ\text{C}$




Figure 3. Output Characteristics $T_J = 175^\circ\text{C}$






Figure 5. On-Resistance vs. Drain Current
For Various Temperatures



Typical Performance




Figure 7. Transfer Characteristic for Various Junction Temperatures




Figure 8. Body Diode Characteristic at -40°C




Figure 9. Body Diode Characteristic at 25°C




Figure 10. Body Diode Characteristic at 175°C




Figure 11. Threshold Voltage vs. Temperature




Figure 12. Gate Charge Characteristics

Typical Performance




Figure 13. 3rd Quadrant Characteristic at -40°C




Figure 14. 3rd Quadrant Characteristic at 25°C




Figure 15. 3rd Quadrant Characteristic at 175°C




Figure 16. Output Capacitor Stored Energy




Figure 17. Capacitances vs. Drain-Source Voltage (0 - 200V)




Figure 18. Capacitances vs. Drain-Source Voltage (0 - 1000V)

Typical Performance




Figure 19. Continuous Drain Current Derating vs. Case Temperature




Figure 20. Maximum Power Dissipation Derating vs. Case Temperature




Figure 21. Transient Thermal Impedance (Junction - Case)




Figure 22. Safe Operating Area




Figure 23. Clamped Inductive Switching Energy vs. Drain Current ($V_{DD} = 600\text{V}$)




Figure 24. Clamped Inductive Switching Energy vs. Drain Current ($V_{DD} = 800\text{V}$)

Typical Performance




Figure 25. Clamped Inductive Switching Energy vs. $R_{G(\text{ext})}$




Figure 26. Clamped Inductive Switching Energy vs. Temperature




Figure 27. Switching Times vs. $R_{G(\text{ext})}$




Figure 28. Switching Times Definition

Test Circuit Schematic






Figure 29. Clamped Inductive Switching Waveform Test Circuit

Note (3): Turn-off and Turn-on switching energy and timing values measured using SiC MOSFET Body Diode as shown above.

Package Dimensions

Package TO-247-4L



SECTION "F-F", "G-G" AND "H-H"
SCALE: NONE

Package Dimensions


Package TO-247-4L

NOTE :

1. ALL METAL SURFACES: TIN PLATED,EXCEPT AREA OF CUT
2. DIMENSIONING & TOLERANCEING CONFIRM TO
ASME Y14.5M-1994.
3. ALL DIMENSIONS ARE IN MILLIMETERS.
ANGLES ARE IN DEGREES.

SYM	MILLIMETERS		SYM	MILLIMETERS	
	MIN	MAX		MIN	MAX
A	4.83	5.21	E1	13.10	14.15
A1	2.29	2.54	E2	3.68	5.10
A2	1.91	2.16	E3	1.00	1.90
b'	1.07	1.28	E4	12.38	13.43
b	1.07	1.33	e	2.54 BSC	
b1	2.39	2.94	e1	5.08 BSC	
b2	2.39	2.84	N	4	
b3	1.07	1.60	L	17.31	17.82
b4	1.07	1.50	L1	3.97	4.37
b5	2.39	2.69	L2	2.35	2.65
b6	2.39	2.64	ØP	3.51	3.65
c'	0.55	0.65	Q	5.49	6.00
c	0.55	0.68	S	6.04	6.30
D	23.30	23.60	T	17.5° REF.	
D1	16.25	17.65	W	3.5 ° REF.	
D2	0.95	1.25	X	4° REF.	
E	15.75	16.13			

Recommended Solder Pad Layout



Notes

- **RoHS Compliance**

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS2), as implemented January 2, 2013. RoHS Declarations for this product can be obtained from your Cree representative or from the Product Documentation sections of www.cree.com.

- **REACH Compliance**

REACH substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact a Cree representative to insure you get the most up-to-date REACH SVHC Declaration. REACH banned substance information (REACH Article 67) is also available upon request.

- This product has not been designed or tested for use in, and is not intended for use in, applications implanted into the human body nor in applications in which failure of the product could lead to death, personal injury or property damage, including but not limited to equipment used in the operation of nuclear facilities, life-support machines, cardiac defibrillators or similar emergency medical equipment, aircraft navigation or communication or control systems, air traffic control systems.

Related Links

- **SPICE Models:** <http://wolfspeed.com/power/tools-and-support>
- **SiC MOSFET Isolated Gate Driver reference design:** <http://wolfspeed.com/power/tools-and-support>
- **SiC MOSFET Evaluation Board:** <http://wolfspeed.com/power/tools-and-support>