

Low-Power, Low-Cost, General Purpose 16-Bit Flash Microcontrollers with XLP Technology

Power Management Modes:

- Run CPU, Flash, SRAM and Peripherals On
- Doze CPU Clock Runs Slower than Peripherals
- Idle CPU Off, SRAM and Peripherals On
- · Sleep CPU, Flash and Peripherals Off and SRAM On
- Low-Power Consumption:
 - Run mode currents of 150 µA/MHz typical at 1.8V
 - Idle mode currents under 80 µA/MHz at 1.8V
 - Sleep mode currents as low as 30 nA at +25°C
 - Watchdog Timer as low as 210 nA at +25°C

High-Performance CPU:

- Modified Harvard Architecture
- Up to 16 MIPS Operation @ 32 MHz
- 8 MHz Internal Oscillator:
- 4x PLL option
- Multiple divide options
- 17-Bit x 17-Bit Single-Cycle Hardware Fractional/integer Multiplier
- 32-Bit by 16-Bit Hardware Divider
- 16 x 16-Bit Working Register Array
- C Compiler Optimized Instruction Set Architecture (ISA):
 - 76 base instructions
 - Flexible addressing modes
- Linear Program Memory Addressing
- Linear Data Memory Addressing
- Two Address Generation Units (AGU) for Separate Read and Write Addressing of Data Memory

Peripheral Features:

- High-Current Sink/Source (18 mA/18 mA) on All I/O Pins
- · Configurable Open-Drain Outputs on Digital I/O Pins
- Up to Three External Interrupt Sources
- Two 16-Bit Timer/Counters with Selectable Clock Sources
- Up to Two 8-Bit Timers/Counters with Programmable
 Prescalers
- Two Capture/Compare/PWM (CCP) modules:
- Modules automatically configure and drive I/O
- 16-bit Capture with max. resolution 40 ns
- 16-bit Compare with max. resolution 83.3 ns
- 1-bit to 10-bit PWM resolution
- Up to One Enhanced CCP module:
 - Backward compatible with CCP
 - One, two or four PWM outputs
 - Programmable dead time
 - Auto-shutdown on external event
- Up to Two Master Synchronous Serial Port modules (MSSPs) with Two Modes of Operation:
 - Three-wire SPI (all four modes)
 - I²C Master, Multi-Master and Slave modes and 7-Bit/10-Bit Addressing
- · Up to Two UART modules:
 - Supports RS-485, RS-232 and LIN/J2602
 - On-chip hardware encoder/decoder for IrDA®
 - Auto-wake-up on Start bit
 - Auto-Baud Detect (ABD)
 - Two-byte transmit and receive FIFO buffers

			Memory	Peripherals							
Device	Pins	Flash Program (bytes)	Data (bytes)	Data EEPROM (bytes)	10-Bit A/D (ch)	Comparators	8/16-Bit Timers	CCP/ECCP	dssm	UART w/IrDA [®]	Ultra Low-Pow Wake-up
PIC24F16KL402	28	16K	1024	512	12	2	2/2	2/1	2	2	Y
PIC24F08KL402	28	8K	1024	512	12	2	2/2	2/1	2	2	Y
PIC24F16KL401	20	16K	1024	512	12	2	2/2	2/1	2	2	Y
PIC24F08KL401	20	8K	1024	512	12	2	2/2	2/1	2	2	Y
PIC24F08KL302	28	8K	1024	256	_	2	2/2	2/1	2	2	Y
PIC24F08KL301	20	8K	1024	256	_	2	2/2	2/1	2	2	Y
PIC24F08KL201	20	8K	512	_	12	1	1/2	2/0	1	1	Y
PIC24F08KL200	14	8K	512	_	7	1	1/2	2/0	1	1	Y
PIC24F04KL101	20	4K	512	_	_	1	1/2	2/0	1	1	Y
PIC24F04KL100	14	4K	512	_	_	1	1/2	2/0	1	1	Y

Analog Features:

- 10-Bit, Up to 12-Channel Analog-to-Digital (A/D) Converter:
 - 500 ksps conversion rate
- Conversion available during Sleep and Idle
- Dual Rail-to-Rail Analog Comparators with Programmable Input/Output Configuration
- On-Chip Voltage Reference

Special Microcontroller Features:

- Operating Voltage Range of 1.8V to 3.6V
- 10,000 Erase/Write Cycle Endurance Flash Program Memory, Typical
- 100,000 Erase/Write Cycle Endurance Data EEPROM, Typical
- Flash and Data EEPROM Data Retention: 40 Years Minimum
- Self-Programmable under Software Control
- Programmable Reference Clock Output

- Fail-Safe Clock Monitor (FSCM) Operation:
 - Detects clock failure and switches to on-chip, Low-Power RC (LPRC) Oscillator
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Flexible Watchdog Timer (WDT):
 - Uses its own Low-Power RC Oscillator
 - Windowed operating modes
 - Programmable period of 2 ms to 131s
- In-Circuit Serial Programming[™] (ICSP[™]) and In-Circuit Emulation (ICE) via Two Pins
- Programmable High/Low-Voltage Detect (HLVD)
- Programmable Brown-out Reset (BOR):
 - Configurable for software controlled operation and shutdown in Sleep mode
 - Selectable trip points (1.8V, 2.7V and 3.0V)
 - Low-power 2.0V POR re-arm

Pin Diagrams



Pin Diagrams (Continued)



Pin Diagrams (Continued)



Table of Contents

1.0	Device Overview	9
2.0	Guidelines for Getting Started with 16-Bit Microcontrollers	
3.0	CPU	25
4.0	Memory Organization	31
5.0	Flash Program Memory	47
6.0	Data EEPROM Memory	53
7.0	Resets	59
8.0	Interrupt Controller	65
9.0	Oscillator Configuration	95
10.0	Power-Saving Features	105
11.0	I/O Ports	111
12.0	Timer1	115
13.0	Timer2 Module	117
14.0	Timer3 Module	119
15.0	Timer4 Module	123
16.0	Capture/Compare/PWM (CCP) and Enhanced CCP Modules	125
17.0	Master Synchronous Serial Port (MSSP)	135
18.0	Universal Asynchronous Receiver Transmitter (UART)	149
19.0	10-Bit High-Speed A/D Converter	157
20.0	Comparator Module	167
21.0	Comparator Voltage Reference	171
22.0	High/Low-Voltage Detect (HLVD)	173
23.0	Special Features	175
24.0	Development Support	187
25.0	Instruction Set Summary	189
26.0	Electrical Characteristics	197
27.0	Packaging Information	223
Appe	ndix A: Revision History	253
Appe	ndix B: Migrating from PIC18/PIC24 to PIC24F16KL402	253
Index	C	255
The I	Microchip Website	259
Custo	omer Change Notification Service	259
Custo	omer Support	259
Produ	uct Identification System	261

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Website at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Website; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our website at www.microchip.com to receive the most current information on all of our products.

NOTES:

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC24F04KL100
 PIC24F04KL101
- PIC24F08KL200
- PIC24F08KL201
 PIC24F08KL302
- PIC24F08KL301PIC24F08KL401
- PIC24F16KL401
- PIC24F08KL402 PIC24F16KL402

The PIC24F16KL402 family adds an entire range of economical, low pin count and low-power devices to Microchip's portfolio of 16-bit microcontrollers. Aimed at applications that require low-power consumption but more computational ability than an 8-bit platform can provide, these devices offer a range of tailored peripheral sets that allow the designer to optimize both price point and features with no sacrifice of functionality.

1.1 Core Features

1.1.1 16-BIT ARCHITECTURE

Central to all PIC24F devices is the 16-bit modified Harvard architecture, first introduced with Microchip's dsPIC[®] digital signal controllers. The PIC24F CPU core offers a wide range of enhancements, such as:

- 16-bit data and 24-bit address paths with the ability to move information between data and memory spaces
- Linear addressing of up to 12 Mbytes (program space) and 64 Kbytes (data)
- A 16-element Working register array with built-in software stack support
- A 17 x 17 hardware multiplier with support for integer math
- Hardware support for 32-bit by 16-bit division
- An instruction set that supports multiple addressing modes and is optimized for high-level languages, such as C
- Operational performance up to 16 MIPS

1.1.2 POWER-SAVING TECHNOLOGY

All of the devices in the PIC24F16KL402 family incorporate a range of features that can significantly reduce power consumption during operation. Key features include:

• **On-the-Fly Clock Switching:** The device clock can be changed under software control to the Timer1 source, or the internal, Low-Power RC (LPRC) oscillator during operation, allowing the user to incorporate power-saving ideas into their software designs.

- **Doze Mode Operation:** When timing-sensitive applications, such as serial communications, require the uninterrupted operation of peripherals, the CPU clock speed can be selectively reduced, allowing incremental power savings without missing a beat.
- Instruction-Based Power-Saving Modes: The microcontroller can suspend all operations, or selectively shut down its core while leaving its peripherals active, with a single instruction in software.

1.1.3 OSCILLATOR OPTIONS AND FEATURES

The PIC24F16KL402 family offers five different oscillator options, allowing users a range of choices in developing application hardware. These include:

- Two Crystal modes using crystals or ceramic resonators.
- Two External Clock modes offering the option of a divide-by-2 clock output.
- Two Fast Internal Oscillators (FRCs): One with a nominal 8 MHz output and the other with a nominal 500 kHz output. These outputs can also be divided under software control to provide clock speed as low as 31 kHz or 2 kHz.
- A Phase-Locked Loop (PLL) frequency multiplier, available to the External Oscillator modes and the 8 MHz FRC Oscillator, which allows clock speeds of up to 32 MHz.
- A separate Internal RC Oscillator (LPRC) with a fixed 31 kHz output, which provides a low-power option for timing-insensitive applications.

The internal oscillator block also provides a stable reference source for the Fail-Safe Clock Monitor (FSCM). This option constantly monitors the main clock source against a reference signal provided by the internal oscillator and enables the controller to switch to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.

1.1.4 EASY MIGRATION

The consistent pinout scheme used throughout the entire family also helps in migrating to the next larger device. This is true when moving between devices with the same pin count, or even jumping from 20-pin or 28-pin devices to 44-pin/48-pin devices.

The PIC24F family is pin compatible with devices in the dsPIC33 family, and shares some compatibility with the pinout schema for PIC18 and dsPIC30. This extends the ability of applications to grow, from the relatively simple, to the powerful and complex.

1.2 Other Special Features

- **Communications:** The PIC24F16KL402 family incorporates multiple serial communication peripherals to handle a range of application requirements. The MSSP module implements both SPI and I²C protocols, and supports both Master and Slave modes of operation for each. Devices also include one of two UARTs with built-in IrDA[®] encoders/decoders.
- Analog Features: Select members of the PIC24F16KL402 family include a 10-bit A/D Converter module. The A/D module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period, as well as faster sampling speeds.

The comparator modules are configurable for a wide range of operations and can be used as either a single or double comparator module.

1.3 Details on Individual Family Members

Devices in the PIC24F16KL402 family are available in 14-pin, 20-pin and 28-pin packages. The general block diagram for all devices is shown in Figure 1-1.

The PIC24F16KL402 family may be thought of as four different device groups, each offering a slightly different set of features. These differ from each other in multiple ways:

- The size of the Flash program memory
- The presence and size of data EEPROM
- The presence of an A/D Converter and the number of external analog channels available
- The number of analog comparators
- The number of general purpose timers
- The number and type of CCP modules (i.e., CCP vs. ECCP)
- The number of serial communications modules (both MSSPs and UARTs)

The general differences between the different sub-families are shown in Table 1-1. The feature sets for specific devices are summarized in Table 1-2 and Table 1-3.

A list of the individual pin features available on the PIC24F16KL402 family devices, sorted by function, is provided in Table 1-4 (for PIC24FXXKL40X/30X devices) and Table 1-5 (for PIC24FXXKL20X/10X devices). Note that these tables show the pin location of individual peripheral features and not how they are multiplexed on the same pin. This information is provided in the pinout diagrams in the beginning of this data sheet. Multiplexed features are sorted by the priority given to a feature, with the highest priority peripheral being listed first.

Device Group	Program Memory (bytes)	Data EEPROM (bytes)	Timers (8/16-bit)	CCP and ECCP	Serial (MSSP/ UART)	A/D (channels)	Comparators
PIC24FXXKL10X	4K	—	1/2	2/0	1/1	—	1
PIC24FXXKL20X	8K	—	1/2	2/0	1/1	7 or 12	1
PIC24FXXKL30X	8K	256	2/2	2/1	2/2	—	2
PIC24FXXKL40X	8K or 16K	512	2/2	2/1	2/2	12	2

TABLE 1-1: FEATURE COMPARISON FOR PIC24F16KL402 FAMILY GROUPS

Features	PIC24F16KL402	PIC24F08KL402	PIC24F08KL302	PIC24F16KL401	PIC24F08KL401	PIC24F08KL301			
Operating Frequency	DC – 32 MHz								
Program Memory (bytes)	16K	8K	8K	16K	8K	8K			
Program Memory (instructions)	5632	2816	2816	5632	2816	2816			
Data Memory (bytes)	1024	1024	1024	1024	1024	1024			
Data EEPROM Memory (bytes)	512	512	256	512	512	256			
Interrupt Sources (soft vectors/NMI traps)	31 (27/4)	31 (27/4)	30 (26/4)	31 (27/4)	31 (27/4)	30 (26/4)			
I/O Ports		PORTA[7:0] PORTB[15:0]		PORTA[6:0] PORTB[15:12,9:7,4,2:0]					
Total I/O Pins		24			18				
Timers (8/16-bit)	2/2	2/2	2/2	2/2	2/2	2/2			
Capture/Compare/PWM modules:									
Total	3	3	3	3	3	3			
Enhanced CCP	1	1	1	1	1	1			
Input Change Notification Interrupt	23	23	23	17	17	17			
Serial Communications:									
UART	2	2	2	2	2	2			
MSSP	2	2	2	2	2	2			
10-Bit Analog-to-Digital Module (input channels)	12	12	—	12	12	—			
Analog Comparators	2	2	2	2	2	2			
Resets (and delays)	PO REPEA	R, BOR, RES T Instruction,	ET Instruction Hardware Tra (PWRT, OS	, MCLR, WD ⁻ aps, Configura T, PLL Lock)	Γ, Illegal Opco ation Word Mi	ode, smatch			
Instruction Set	76	Base Instruc	tions, Multiple	Addressing	Mode Variatio	ns			
Packages	28-Pin SI	DIP/SSOP/S	OIC/QFN	20-Pin F	20-Pin PDIP/SSOP/SOIC/QFN				

TABLE 1-2: DEVICE FEATURES FOR PIC24F16KL40X/30X DEVICES

TABLE 1-3:	DEVICE FEATURES FOR THE PIC24F16KL20X/10X DEVICES

Features	PIC24F08KL201	PIC24F04KL101	PIC24F08KL200	PIC24F04KL100			
Operating Frequency	DC – 32 MHz						
Program Memory (bytes)	8K	4K	8K	4K			
Program Memory (instructions)	2816	1408	2816	1408			
Data Memory (bytes)	512	512	512	512			
Data EEPROM Memory (bytes)	—		—	—			
Interrupt Sources (soft vectors/NMI traps)	27 (23/4)	26 (22/4)	27 (23/4)	26 (22/4)			
I/O Ports	PORT PORTB[15:*	A[6:0] 12,9:7,4,2:0]	PORTA[5:0] PORTB[15:14,9:8,4,0]				
Total I/O Pins	1	7	1	2			
Timers (8/16-bit)	1/2	1/2	1/2	1/2			
Capture/Compare/PWM modules:							
Total	2	2	2	2			
Enhanced CCP	0	0	0	0			
Input Change Notification Interrupt	17	17	11	11			
Serial Communications:							
UART	1	1	1	1			
MSSP	1	1	1	1			
10-Bit Analog-to-Digital Module (input channels)	12		7	_			
Analog Comparators	1	1	1	1			
Resets (and delays)	POR, BOI REPEAT Instru	R, RESET Instruction uction, Hardware Tra (PWRT, OS	, MCLR, WDT, Illega aps, Configuration W T, PLL Lock)	al Opcode, /ord Mismatch			
Instruction Set	76 Base	Instructions, Multiple	ions, Multiple Addressing Mode Variations				
Packages	20-Pin PDIP/SS	SOP/SOIC/QFN	14-Pin PDIP/TSSOP				



		Pin N	umber						
Function	20-Pin PDIP/ SSOP/ SOIC	20-Pin QFN	28-Pin SPDIP/ SSOP/ SOIC	28-Pin QFN	I/O	Buffer	Description		
AN0	2	19	2	27	I	ANA	A/D Analog Inputs. Not available on PIC24F16KL30X		
AN1	3	20	3	28	I	ANA	family devices.		
AN2	4	1	4	1	Ι	ANA			
AN3	5	2	5	2	Ι	ANA			
AN4	6	3	6	3	Ι	ANA			
AN5	—	_	7	4	Ι	ANA			
AN9	18	15	26	23	Ι	ANA			
AN10	17	14	25	22	Ι	ANA			
AN11	16	13	24	21	Ι	ANA			
AN12	15	12	23	20	Ι	ANA			
AN13	7	4	9	6	Ι	ANA			
AN14	8	5	10	7	Ι	ANA			
AN15	9	6	11	8	Ι	ANA			
ASCL1	—	—	15	12	I/O	l ² C	Alternate MSSP1 I ² C Clock Input/Output		
ASDA1	_	—	14	11	I/O	l ² C	Alternate MSSP1 I ² C Data Input/Output		
AVdd	20	17	28	25	Ι	ANA	Positive Supply for Analog modules		
AVss	19	16	27	24	Ι	ANA	Ground Reference for Analog modules		
CCP1	14	11	20	17	I/O	ST	CCP1/ECCP1 Capture Input/Compare and PWM Output		
CCP2	15	12	23	20	I/O	ST	CCP2 Capture Input/Compare and PWM Output		
CCP3	13	10	19	16	I/O	ST	CCP3 Capture Input/Compare and PWM Output		
C1INA	8	5	7	4	Ι	ANA	Comparator 1 Input A (+)		
C1INB	7	4	6	3	Ι	ANA	Comparator 1 Input B (-)		
C1INC	5	2	5	2	I	ANA	Comparator 1 Input C (+)		
C1IND	4	1	4	1	I	ANA	Comparator 1 Input D (-)		
C10UT	17	14	25	22	0	—	Comparator 1 Output		
C2INA	5	2	5	2	Ι	ANA	Comparator 2 Input A (+)		
C2INB	4	1	4	1	Ι	ANA	Comparator 2 Input B (-)		
C2INC	8	5	7	4	Ι	ANA	Comparator 2 Input C (+)		
C2IND	7	4	6	3	Ι	ANA	Comparator 2 Input D (-)		
C2OUT	14	11	20	17	0		Comparator 2 Output		
CLK I	7	4	9	6	Ι	ANA	Main Clock Input		
CLKO	8	5	10	7	0		System Clock Output		

TABLE 1-4: PIC24F16KL40X/30X FAMILY PINOUT DESCRIPTIONS

Legend: TTL = TTL input buffer ANA = Analog level input/output

		Pin N	umber				
Function	20-Pin PDIP/ SSOP/ SOIC	20-Pin QFN	28-Pin SPDIP/ SSOP/ SOIC	28-Pin QFN	I/O	Buffer	Description
CN0	10	7	12	9	Ι	ST	Interrupt-on-Change Inputs
CN1	9	6	11	8	I	ST	
CN2	2	19	2	27	I	ST	
CN3	3	20	3	28	I	ST	
CN4	4	1	4	1	I	ST	
CN5	5	2	5	2	I	ST	
CN6	6	3	6	3	I	ST	
CN7	—	—	7	4	I	ST	
CN8	14	11	20	17	I	ST	
CN9	—	—	19	16	I	ST	
CN11	18	15	26	23	I	ST	
CN12	17	14	25	22	I	ST	
CN13	16	13	24	21	I	ST	
CN14	15	12	23	20	I	ST	
CN15	—	—	22	19	I	ST	
CN16	_	_	21	18	I	ST	
CN21	13	10	18	15	I	ST	
CN22	12	9	17	14	I	ST	
CN23	11	8	16	13	I	ST	
CN24	—	—	15	12	I	ST	
CN27	—	—	14	11	I	ST	
CN29	8	5	10	7	I	ST	
CN30	7	4	9	6	Ι	ST	
CVREF	17	14	25	22	I	ANA	Comparator Voltage Reference Output
CVREF+	2	19	2	27	I	ANA	Comparator Reference Positive Input Voltage
CVREF-	3	20	3	28	Ι	ANA	Comparator Reference Negative Input Voltage
FLT0	17	14	25	22	I	ST	ECCP1 Enhanced PWM Fault Input
HLVDIN	15	12	23	20	I	ST	High/Low-Voltage Detect Input
INT0	11	8	16	13	I	ST	Interrupt 0 Input
INT1	17	14	25	22	Ι	ST	Interrupt 1 Input
INT2	14	11	20	17	I	ST	Interrupt 2 Input
MCLR	1	18	1	26	I	ST	Master Clear (device Reset) Input. This line is brought low to cause a Reset.
OSCI	7	4	9	6	I	ANA	Main Oscillator Input
OSCO	8	5	10	7	0	ANA	Main Oscillator Output
P1A	14	11	20	17	0	—	ECCP1 Output A (Enhanced PWM Mode)
P1B	5	2	21	18	0	—	ECCP1 Output B (Enhanced PWM Mode)
P1C	4	1	22	19	0	_	ECCP1 Output C (Enhanced PWM Mode)
P1D	16	13	18	15	0	_	ECCP1 Output D (Enhanced PWM Mode)

TABLE 1-4. PIC24F16KI 40X/30X FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer

ANA = Analog level input/output

		Pin Nu	umber				
Function	20-Pin PDIP/ SSOP/ SOIC	20-Pin QFN	28-Pin SPDIP/ SSOP/ SOIC	28-Pin QFN	I/O	Buffer	Description
PGEC1	5	2	5	2	I/O	ST	ICSP™ Clock 1
PCED1	4	1	4	1	I/O	ST	ICSP Data 1
PGEC2	2	19	22	19	I/O	ST	ICSP Clock 2
PGED2	3	20	21	18	I/O	ST	ICSP Data 2
PGEC3	10	7	15	12	I/O	ST	ICSP Clock 3
PGED3	9	6	14	11	I/O	ST	ICSP Data 3
RA0	2	19	2	27	I/O	ST	PORTA Pins
RA1	3	20	3	28	I/O	ST	
RA2	7	4	9	6	I/O	ST	
RA3	8	5	10	7	I/O	ST	
RA4	10	7	12	9	I/O	ST	
RA5	1	18	1	26	- I	ST	
RA6	14	11	20	17	I/O	ST	
RA7		—	19	16	I/O	ST	
RB0	4	1	4	1	I/O	ST	PORTB Pins
RB1	5	2	5	2	I/O	ST	
RB2	6	3	6	3	I/O	ST	
RB3	_	_	7	4	I/O	ST	
RB4	9	6	11	8	I/O	ST	
RB5		_	14	11	I/O	ST	
RB6	—	_	15	12	I/O	ST	
RB7	11	8	16	13	I/O	ST	
RB8	12	9	17	14	I/O	ST	
RB9	13	10	18	15	I/O	ST	
RB10	_		21	18	I/O	ST	
RB11		_	22	19	I/O	ST	
RB12	15	12	23	20	I/O	ST	
RB13	16	13	24	21	I/O	ST	
RB14	17	14	25	22	I/O	ST	
RB15	18	15	26	23	I/O	ST	
REFO	18	15	26	23	0	—	Reference Clock Output
SCK1	15	12	22	19	I/O	ST	MSSP1 SPI Serial Input/Output Clock
SCK2	18	15	14	11	I/O	ST	MSSP2 SPI Serial Input/Output Clock
SCL1	12	9	17	14	I/O	I ² C	MSSP1 I ² C Clock Input/Output
SCL2	18	15	7	4	I/O	I ² C	MSSP2 I ² C Clock Input/Output
SCLKI	10	7	12	9	I	ST	Digital Secondary Clock Input
SDA1	13	10	18	15	I/O	I ² C	MSSP1 I ² C Data Input/Output
SDA2	2	19	2	27	I/O	l ² C	MSSP2 I ² C Data Input/Output
SDI1	17	14	21	18	Ι	ST	MSSP1 SPI Serial Data Input
SDI2	2	19	19	16	I	ST	MSSP2 SPI Serial Data Input
SDO1	16	13	24	21	0	_	MSSP1 SPI Serial Data Output
SDO2	3	20	15	12	0		MSSP2 SPI Serial Data Output
Legend: T	TL = TTL ir	nput buffer				ST = Schn	nitt Trigger input buffer

TABLE 1-4: PIC24F16KL40X/30X FAMILY PINOUT DESCRIPTIONS (CONTINUED)

I: TTL = TTL input buffer ANA = Analog level input/output

		Pin N	umber					
Function	20-Pin PDIP/ SSOP/ SOIC	20-Pin QFN	28-Pin SPDIP/ SSOP/ SOIC	28-Pin QFN	I/O	Buffer	Description	
SOSCI	9	6	11	8	I	ANA	Secondary Oscillator Input	
SOSCO	10	7	12	9	0	ANA	Secondary Oscillator Output	
SS1	12	9	26	23	0	_	SPI1 Slave Select	
SS2	15	12	23	20	0	_	SPI2 Slave Select	
T1CK	13	10	18	15	I	ST	Timer1 Clock	
ТЗСК	18	15	26	23	Ι	ST	Timer3 Clock	
T3G	6	3	6	3	Ι	ST	Timer3 External Gate Input	
U1CTS	12	9	17	14	I	ST	UART1 Clear-to-Send Input	
U1RTS	13	10	18	15	0	_	UART1 Request-to-Send Output	
U1RX	6	3	6	3	I	ST	UART1 Receive	
U1TX	11	8	16	13	0	_	UART1 Transmit	
U2CTS	10	7	12	9	I	ST	UART2 Clear-to-Send Input	
U2RTS	9	6	11	8	0	—	UART2 Request-to-Send Output	
U2RX	5	2	5	2	Ι	ST	UART2 Receive	
U2TX	4	1	4	1	0	_	UART2 Transmit	
ULPWU	4	1	4	1	I	ANA	Ultra Low-Power Wake-up Input	
VDD	20	17	13, 28	10, 25	Р	—	Positive Supply for Peripheral Digital Logic and I/O Pins	
VREF+	2	19	2	27	Ι	ANA	A/D Reference Voltage Input (+)	
VREF-	3	20	3	28	Ι	ANA	A/D Reference Voltage Input (-)	
Vss	19	16	8, 27	5, 24	Р	—	Ground Reference for Logic and I/O Pins	

TABLE 1-4: PIC	24F16KL40X/30X FAMILY	PINOUT DESCRIPTI	ONS (CONTINUED)
----------------	-----------------------	------------------	-----------------

TTL = TTL input buffer Legend:

ANA = Analog level input/output

TABLE 1-5: PIC24F16KL20X/10X FAMILY PINOUT DESCRIPTIONS

	Pin Number					
Function	20-Pin PDIP/ SSOP/ SOIC	20-Pin QFN	14-Pin PDIP/ TSSOP	I/O	Buffer	Description
AN0	2	19	2	I	ANA	A/D Analog Inputs. Not available on PIC24F16KL10X
AN1	3	20	3	Ι	ANA	family devices.
AN2	4	1			ANA	
AN3	5	2			ANA	
AN4	6	3	_	I	ANA	
AN9	18	15	12	Ι	ANA	
AN10	17	14	11	Ι	ANA	
AN11	16	13	_	I	ANA	
AN12	15	12		-	ANA	
AN13	7	4	4	Ι	ANA	
AN14	8	5	5		ANA	
AN15	9	6	6	-	ANA	
AVDD	20	17	14	-	ANA	Positive Supply for Analog modules
AVss	19	16	13	-	ANA	Ground Reference for Analog modules
CCP1	14	11	10	I/O	ST	CCP1 Capture Input/Compare and PWM Output
CCP2	15	12	9	I/O	ST	CCP2 Capture Input/Compare and PWM Output
C1INA	8	5	5	Ι	ANA	Comparator 1 Input A (+)
C1INB	7	4	4	Ι	ANA	Comparator 1 Input B (-)
C1INC	5	2	_	Ι	ANA	Comparator 1 Input C (+)
C1IND	4	1	—	Ι	ANA	Comparator 1 Input D (-)
C1OUT	17	14	11	0	—	Comparator 1 Output
CLK I	7	4	9	I	ANA	Main Clock Input
CLKO	8	5	10	0	—	System Clock Output
CN0	10	7	7	Ι	ST	Interrupt-on-Change Inputs
CN1	9	6	6	Ι	ST	
CN2	2	19	2	I	ST	
CN3	3	20	3	I	ST	
CN4	4	1	_	I	ST	
CN5	5	2		I	ST	
CN6	6	3		I	ST	
CN8	14	11	10	I	ST	-
CN9	—	—	—		ST	-
CN11	18	15	12	I	ST	-
CN12	17	14	11		ST	-
CN13	16	13		1	ST	-
CN14	15	12		1	ST	-
CN21	13	10	9		ST	4
CN22	12	9	8	1	ST	4
CN23	11	8	—	1	ST	4
CN29	8	5	5		ST	4
CN30	7	4	4		ST	

Legend: TTL = TTL input buffer ANA = Analog level input/output

		Pin Number								
Function	20-Pin PDIP/ SSOP/ SOIC	20-Pin QFN	14-Pin PDIP/ TSSOP	I/O	Buffer	Description				
CVREF	17	14	11	I	ANA	Comparator Voltage Reference Output				
CVREF+	2	19	2	Ι	ANA	Comparator Reference Positive Input Voltage				
CVREF-	3	20	3	I	ANA	Comparator Reference Negative Input Voltage				
HLVDIN	15	12	6	I	ST	High/Low-Voltage Detect Input				
INT0	11	8	12	I	ST	Interrupt 0 Input				
INT1	17	14	11	I	ST	Interrupt 1 Input				
INT2	14	11	10	I	ST	Interrupt 2 Input				
MCLR	1	18	1	I	ST	Master Clear (device Reset) Input. This line is brought low to cause a Reset.				
OSCI	7	4	4	I	ANA	Main Oscillator Input				
OSCO	8	5	5	0	ANA	Main Oscillator Output				
PGEC1	5	2	—	I/O	ST	ICSP™ Clock 1				
PCED1	4	1		I/O	ST	ICSP Data 1				
PGEC2	2	19	2	I/O	ST	ICSP Clock 2				
PGED2	3	20	3	I/O	ST	ICSP Data 2				
PGEC3	10	7	7	I/O	ST	ICSP Clock 3				
PGED3	9	6	6	I/O	ST	ICSP Data 3				
RA0	2	19	2	I/O	ST	PORTA Pins				
RA1	3	20	3	I/O	ST					
RA2	7	4	4	I/O	ST					
RA3	8	5	5	I/O	ST					
RA4	10	7	7	I/O	ST					
RA5	1	18	1	Ι	ST					
RA6	14	11	10	I/O	ST					
RB0	4	1	—	I/O	ST	PORTB Pins				
RB1	5	2	_	I/O	ST					
RB2	6	3		I/O	ST					
RB4	9	6	6	I/O	ST					
RB7	11	8	_	I/O	ST					
RB8	12	9	8	I/O	ST					
RB9	13	10	9	I/O	ST					
RB12	15	12	—	I/O	ST					
RB13	16	13		I/O	ST					
RB14	17	14	11	I/O	ST					
RB15	18	15	12	I/O	ST					
REFO	18	15	12	0	—	Reference Clock Output				

TABLE 1-5: PIC24F16KL20X/10X FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output ST = Schmitt Trigger input buffer

 $I^2C = I^2C/SMBus$ input buffer

		Pin Number							
Function	20-Pin PDIP/ SSOP/ SOIC	20-Pin QFN	14-Pin PDIP/ TSSOP	I/O	Buffer	Description			
SCK1	15	12	8	I/O	ST	MSSP1 SPI Serial Input/Output Clock			
SCL1	12	9	8	I/O	I ² C	MSSP1 I ² C Clock Input/Output			
SCLKI	10	7	12	I	ST	Digital Secondary Clock Input			
SDA1	13	10	9	I/O	l ² C	MSSP1 I ² C Data Input/Output			
SDI1	17	14	11	I	ST	MSSP1 SPI Serial Data Input			
SDO1	16	13	9	0	—	MSSP1 SPI Serial Data Output			
SOSCI	9	6	11	I	ANA	Secondary Oscillator Input			
SOSCO	10	7	12	0	ANA	Secondary Oscillator Output			
SS1	12	9	12	0	_	SPI1 Slave Select			
T1CK	13	10	9	I	ST	Timer1 Clock			
ТЗСК	18	15	12	I	ST	Timer3 Clock			
T3G	6	3	11	I	ST	Timer3 External Gate Input			
U1CTS	12	9	8	Ι	ST	UART1 Clear-to-Send Input			
U1RTS	13	10	9	0	_	UART1 Request-to-Send Output			
U1RX	6	3	12	I	ST	UART1 Receive			
U1TX	11	8	11	0	_	UART1 Transmit			
ULPWU	3	1	3	I	ANA	Ultra Low-Power Wake-up Input			
Vdd	20	17	14	Р	_	Positive Supply for Peripheral Digital Logic and I/O Pins			
VREF+	2	19	2	Ι	ANA	A/D Reference Voltage Input (+)			
VREF-	3	20	3	I	ANA	A/D Reference Voltage Input (-)			
Vss	19	16	13	Р	—	Ground Reference for Logic and I/O Pins			

TABLE 1-5: PIC24F16KL20X/10X FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output

RECOMMENDED

MINIMUM CONNECTIONS

FIGURE 2-1:

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT MICROCONTROLLERS

2.1 Basic Connection Requirements

Getting started with the PIC24F16KL402 family of 16-bit microcontrollers requires attention to a minimal set of device pin connections before proceeding with development.

The following pins must always be connected:

- All VDD and VSS pins (see Section 2.2 "Power Supply Pins")
- All AVDD and AVSS pins, regardless of whether or not the analog device features are used (see Section 2.2 "Power Supply Pins")
- MCLR pin
 (see Section 2.3 "Master Clear (MCLR) Pin")

These pins must also be connected if they are being used in the end application:

- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see Section 2.4 "ICSP Pins")
- OSCI and OSCO pins when an external oscillator source is used

(see Section 2.5 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins are used when external voltage reference for analog modules is implemented

Note: The AVDD and AVss pins must always be connected, regardless of whether any of the analog modules are being used.

The minimum mandatory connections are shown in Figure 2-1.

C2⁽¹⁾ Vdd VDD ŹR1 /ss R2 MCLR C1 PIC24FXXKLXXX VDD Vss -C3(1) C6(1) Vdd Vss AVDD AVSS /SS 20/ C4(1) C5⁽¹⁾ Key (all values are recommendations): C1 through C6: 0.1 µF, 20V ceramic R1: 10 kΩ R2: 100Ω to 470Ω Note 1: The example shown is for a PIC24F device with five VDD/VSS and AVDD/AVSS pairs. Other devices may have more or less pairs; adjust the number of decoupling capacitors

appropriately.

2.2 Power Supply Pins

2.2.1 DECOUPLING CAPACITORS

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS, is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1 μ F (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device, with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of $0.01 \ \mu\text{F}$ to $0.001 \ \mu\text{F}$. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., $0.1 \ \mu\text{F}$ in parallel with $0.001 \ \mu\text{F}$).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits, including microcontrollers, to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions: Device Reset, and Device Programming and Debugging. If programming and debugging are not required in the end application, a direct connection to VDD may be all that is required. The addition of other components, to help increase the application's resistance to spurious Resets from voltage sags, may be beneficial. A typical configuration is shown in Figure 2-1. Other circuit designs may be implemented, depending on the application's requirements.

During programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R1 and C1 will need to be adjusted based on the application and PCB requirements. For example, it is recommended that the capacitor, C1, be isolated from the MCLR pin during programming and debugging operations by using a jumper (Figure 2-2). The jumper is replaced for normal run-time operations.

Any components associated with the $\overline{\text{MCLR}}$ pin should be placed within 0.25 inch (6 mm) of the pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



2.4 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial ProgrammingTM (ICSPTM) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of ohms, not to exceed 100 Ω .

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits, and pin Input Voltage High (VIH) and Input Voltage Low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx) pins, programmed into the device, matches the physical connections for the ICSP to the Microchip debugger/emulator tool.

For more information on available Microchip development tools connection requirements, refer to **Section 24.0 "Development Support**".

2.5 External Oscillator Pins

Many microcontrollers have options for at least two oscillators: a high-frequency Primary Oscillator and a low-frequency Secondary Oscillator (refer to **Section 9.0 "Oscillator Configuration"** for details).

The oscillator circuit should be placed on the same side of the board as the device. Place the oscillator circuit close to the respective oscillator pins with no more than 0.5 inch (12 mm) between the circuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to isolate it from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in Figure 2-3. In-line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

FIGURE 2-3: SI

3: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



In planning the application's routing and I/O assignments, ensure that adjacent port pins and other signals, in close proximity to the oscillator, are benign (i.e., free of high frequencies, short rise and fall times, and other similar noise).

For additional information and design guidance on oscillator circuits, please refer to these Microchip Application Notes, available at the corporate website (www.microchip.com):

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[™] and PICmicro[®] Devices"
- AN849, "Basic PICmicro® Oscillator Design"
- AN943, "Practical PICmicro[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

2.6 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 k Ω to 10 k Ω resistor to Vss on unused pins and drive the output to logic low.

3.0 CPU

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the CPU, refer to "CPU" (www.microchip.com/DS39703) in the "dsPIC33/PIC24 Family Reference Manual".

The PIC24F CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M instructions of user program memory space. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the REPEAT instructions, which are interruptible at any point.

PIC24F devices have sixteen, 16-bit Working registers in the programmer's model. Each of the Working registers can act as a data, address or address offset register. The 16th Working register (W15) operates as a Software Stack Pointer (SSP) for interrupts and calls.

The upper 32 Kbytes of the Data Space memory map can optionally be mapped into program space at any 16K word boundary of either program memory or data EEPROM memory, defined by the 8-bit Program Space Visibility Page Address (PSVPAG) register. The program to Data Space mapping feature lets any instruction access program space as if it were Data Space.

The Instruction Set Architecture (ISA) has been significantly enhanced beyond that of the PIC18, but maintains an acceptable level of backward compatibility. All PIC18 instructions and addressing modes are supported, either directly, or through simple macros. Many of the ISA enhancements have been driven by compiler efficiency needs.

The core supports Inherent (no operand), Relative, Literal, Memory Direct and three groups of addressing modes. All modes support Register Direct and various Register Indirect modes. Each group offers up to seven addressing modes. Instructions are associated with predefined addressing modes depending upon their functional requirements. For most instructions, the core is capable of executing a data (or program data) memory read, a Working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing trinary operations (i.e., A + B = C) to be executed in a single cycle.

A high-speed, 17-bit by 17-bit multiplier has been included to significantly enhance the core arithmetic capability and throughput. The multiplier supports Signed, Unsigned and Mixed mode, 16-bit by 16-bit or 8-bit by 8-bit integer multiplication. All multiply instructions execute in a single cycle.

The 16-bit ALU has been enhanced with integer divide assist hardware that supports an iterative non-restoring divide algorithm. It operates in conjunction with the REPEAT instruction looping mechanism and a selection of iterative divide instructions to support 32-bit (or 16-bit), divided by a 16-bit integer signed and unsigned division. All divide operations require 19 cycles to complete, but are interruptible at any cycle boundary.

The PIC24F has a vectored exception scheme, with up to eight sources of non-maskable traps and up to 118 interrupt sources. Each interrupt source can be assigned to one of seven priority levels.

A block diagram of the CPU is illustrated in Figure 3-1.

3.1 **Programmer's Model**

Figure 3-2 displays the programmer's model for the PIC24F. All registers in the programmer's model are memory mapped and can be manipulated directly by instructions.

 Table 3-1 provides a description of each register. All registers associated with the programmer's model are memory mapped.



Register(s) Name	Description
W0 through W15	Working Register Array
PC	23-Bit Program Counter
SR	ALU STATUS Register
SPLIM	Stack Pointer Limit Value Register
TBLPAG	Table Memory Page Address Register
PSVPAG	Program Space Visibility Page Address Register
RCOUNT	REPEAT Loop Counter Register
CORCON	CPU Control Register



3.2 CPU Control Registers

REGISTER 3-1: SR: ALU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0		
	—	—				—	DC		
bit 15							bit 8		
r									
R/W-0 ⁽	¹⁾ R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0		
IPL2 ⁽²⁾) IPL1 ⁽²⁾	IPL0 ⁽²⁾	RA	N	OV	Z	С		
bit 7							bit 0		
Legend:									
R = Read	able bit	W = Writable b	bit	U = Unimplen	nented bit, read	l as '0'			
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	nown		
DIT 15-9	Unimplemen	for a structure of the							
DILO		I Carry/Borrow L	nı ovu ordor bit (f	or byto sized d	ata) or 8 th Iow (ordor bit (for wa	ord cized data)		
	of the res	sult occurred		or byte-sized da			nu-sizeu uata)		
	0 = No carry	-out from the 4 th	or 8 th low-orc	ler bit of the res	sult has occurre	ed			
bit 7-5	IPL[2:0]: CP	U Interrupt Prior	ity Level (IPL)	Status bits ^(1,2)					
	111 = CPU lr	nterrupt Priority	Level is 7 (15)	; user interrupt	s disabled				
	110 = CPU li	nterrupt Priority	Level is 6 (14)						
	101 = CPU II	nterrupt Priority	Level is 3 (13) Level is 4 (12)						
	011 = CPU II	nterrupt Priority	Level is 3 (11)						
	010 = CPU II	nterrupt Priority	Level is 2 (10)						
		nterrupt Priority	Level is 0 (8)						
bit 4	RA: REPEAT	Loop Active bit							
	1 = REPEAT	oop in progress							
	0 = REPEAT	oop not in progr	ess						
bit 3	N: ALU Nega	itive bit							
	1 = Result wa	as negative							
1.11.0		as non-negative	(zero or positi	ve)					
bit 2		erflow bit	nod (two'o oor	malamant) arith	matia in this ar	ithmatia anarat	tion		
	\perp = Overflow occurred for signed (two's complement) arithmetic in this arithmetic operation 0 = No overflow has occurred								
bit 1	Z: ALU Zero bit								
	1 = An operation, which effects the Z bit, has set it at some time in the past								
	0 = The most recent operation, which effects the Z bit, has cleared it (i.e., a non-zero result)								
bit 0	C: ALU Carry/Borrow bit								
	1 = A carry-o 0 = No carry	ut from the Most	t Significant bi	t (MSb) of the r	result occurred	Ч			
	0 - NO carry-		si Signinicant i			u			
Note 1:	The IPL Status bi	ts are read-only	when NSTDI	S (INTCON1[18	ō]) = 1.				
2:	The IPL Status bits are concatenated with the IPL3 bit (CORCON[3]) to form the CPU Interrupt Priority								

 The IPL Status bits are concatenated with the IPL3 bit (CORCON[3]) to form the CPU Interrupt Priority Level (IPL). The value in parentheses indicates the IPL when IPL3 = 1.

REGISTER 3-2: CORCON: CPU CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
—	—	—	—	IPL3 ⁽¹⁾	PSV	—	—
bit 7							bit 0

Legend:	C = Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-4	Unimplemented: Read as '0'
bit 3	IPL3: CPU Interrupt Priority Level Status bit ⁽¹⁾
	 1 = CPU Interrupt Priority Level is greater than 7 0 = CPU Interrupt Priority Level is 7 or less
bit 2	PSV: Program Space Visibility in Data Space Enable bit
	1 = Program space is visible in Data Space0 = Program space is not visible in Data Space
bit 1-0	Unimplemented: Read as '0'

Note 1: User interrupts are disabled when IPL3 = 1.

3.3 Arithmetic Logic Unit (ALU)

The PIC24F ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the <u>SR</u> register. The <u>C</u> and <u>DC</u> Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

The PIC24F CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware division for a 16-bit divisor.

3.3.1 MULTIPLIER

The ALU contains a high-speed, 17-bit x 17-bit multiplier. It supports unsigned, signed or mixed sign operation in several Multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

3.3.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. Sixteen-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn), and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.3.3 MULTIBIT SHIFT SUPPORT

The PIC24F ALU supports both single bit and single-cycle, multibit arithmetic and logic shifts. Multibit shifts are implemented using a shifter block, capable of performing up to a 15-bit arithmetic right shift, or up to a 15-bit left shift, in a single cycle. All multibit shift instructions only support Register Direct Addressing for both the operand source and result destination.

A full summary of instructions that use the shift operation is provided in Table 3-2.

TABLE 3-2: INSTRUCTIONS THAT USE THE SINGLE AND MULTIBIT SHIFT OPERATION

Instruction	Description
ASR	Arithmetic shift right source register by one or more bits.
SL	Shift left source register by one or more bits.
LSR	Logical shift right source register by one or more bits.

4.0 MEMORY ORGANIZATION

As Harvard architecture devices, the PIC24F microcontrollers feature separate program and data memory space and busing. This architecture also allows the direct access of program memory from the Data Space during code execution.

4.1 Program Address Space

The program address memory space of the PIC24F16KL402 family is 4M instructions. The space is addressable by a 24-bit value derived from either the 23-bit Program Counter (PC) during program execution, or from a table operation or Data Space remapping, as described in Section 4.3 "Interfacing Program and Data Memory Spaces".

User access to the program memory space is restricted to the lower half of the address range (000000h to 7FFFFFh). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG[7] to permit access to the Configuration bits and Device ID sections of the configuration memory space.

Memory maps for the PIC24F16KL402 family of devices are shown in Figure 4-1.

FIGURE 4-1: PROGRAM SPACE MEMORY MAP FOR PIC24F16KL402 FAMILY DEVICES

	PIC24F04KLXXX	PIC24F08KL2XX	PIC24F08KL3XX		PIC24F08KL4XX		PIC24F16KLXXX	
	GOTO Instruction	GOTO Instruction	GOTO Instruction	1	GOTO Instruction		GOTO Instruction	000000h
T	Reset Address	Reset Address	Reset Address		Reset Address		Reset Address	000002h
	Interrupt Vector Table	Interrupt Vector Table	Interrupt Vector Table		Interrupt Vector Table		Interrupt Vector Table	00000FFh
	Reserved	Reserved	Reserved		Reserved		Reserved	000100h
	Alternate Vector Table	Alternate Vector Table	Alternate Vector Table		Alternate Vector Table		Alternate Vector Table	000104h
ry Space	Flash Program Memory (1408 instructions)	Flash Program Memory (2816 instructions)	 Flash Program Memory (2816 instructions)	_	Flash Program Memory (2816 instructions)		Flash Program Memory	- 000AFEh
User Memo	Unimplemented Read '0'	Unimplemented Read '0'	 Unimplemented Read '0'		Unimplemented Read '0'		Unimplemented	002BFEh
¥			 Data EEPROM (256 bytes)		Data EEPROM (512 bytes)	-	Data EEPROM (512 bytes)	 7FFE00h 7FFF00h 7FFFFFh 200000h
Î	Reserved	Reserved	Reserved		Reserved		Reserved	800800h
ge	Unique ID	Unique ID	Unique ID		Unique ID		Unique ID	800802h 800808h
lory Spa	Reserved	Reserved	Reserved		Reserved		Reserved	80080Ah
Men	Device Config Registers	Device Config Registers	Device Config Registers		Device Config Registers		Device Config Registers	F80000h F8000Eh
Configuration	Reserved	Reserved	Reserved		Reserved		Reserved	F80010h
<u> </u>	DEVID (2)	DEVID (2)	DEVID (2)		DEVID (2)		DEVID (2)	FF0000h FFFFFFh

Note: Memory areas are not displayed to scale.

4.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address, as shown in Figure 4-2.

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

4.1.2 HARD MEMORY VECTORS

All PIC24F devices reserve the addresses between 00000h and 000200h for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 000000h, with the actual address for the start of code at 000002h.

PIC24F devices also have two Interrupt Vector Tables (IVT), located from 000004h to 0000FFh and 000104h to 0001FFh. These vector tables allow each of the many device interrupt sources to be handled by separate ISRs. A more detailed discussion of the Interrupt Vector Tables is provided in **Section 8.1** "Interrupt Vector Table (IVT)".

4.1.3 DATA EEPROM

In the PIC24F16KL402 family, the data EEPROM is mapped to the top of the user program memory space, starting at address, 7FFE00, and expanding up to address, 7FFFF.

The data EEPROM is organized as 16-bit wide memory and 256 words deep. This memory is accessed using Table Read and Table Write operations, similar to the user code memory.

4.1.4 DEVICE CONFIGURATION WORDS

Table 4-1 provides the addresses of the device Configuration Words for the PIC24F16KL402 family. Their location in the memory map is shown in Figure 4-1.

For more information on device Configuration Words, see Section 23.0 "Special Features".

TABLE 4-1: DEVICE CONFIGURATION WORDS FOR PIC24F16KL402 FAMILY DEVICES

Configuration Words	Configuration Word Addresses
FBS	F80000
FGS	F80004
FOSCSEL	F80006
FOSC	F80008
FWDT	F8000A
FPOR	F8000C
FICD	F8000E

FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

msw Address	most significant w	ord	least significant word	I	PC Address (Isw Address)
	23	16	8	0	
000001h	0000000				000000h
000003h	0000000				000002h
000005h	0000000				000004h
000007h	0000000				000006h
			~		
	Program Memory 'Phantom' Byte (read as '0')	Instruc	tion Width		

4.2 Data Address Space

The PIC24F core has a separate, 16-bit wide data memory space, addressable as a single linear range. The Data Space is accessed using two Address Generation Units (AGUs); one each for read and write operations. The Data Space memory map is shown in Figure 4-3.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the Data Space. This gives a Data Space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA[15] = 0) is used for implemented memory addresses, while the upper half (EA[15] = 1) is reserved for the Program Space Visibility (PSV) area (see Section 4.3.3 "Reading Data from Program Memory Using Program Space Visibility"). Depending on the particular device, PIC24F16KL402 family devices implement either 512 or 1024 words of data memory. If an EA points to a location outside of this area, an all zero word or byte will be returned.

4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte-addressable, 16-bit wide blocks. Data are aligned in data memory and registers as 16-bit words, but all the Data Space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.



FIGURE 4-3: DATA SPACE MEMORY MAP FOR PIC24F16KL402 FAMILY DEVICES⁽³⁾

4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC[®] devices and improve Data Space memory usage efficiency, the PIC24F instruction set supports both word and byte operations. As a consequence of byte accessibility, all Effective Address (EA) calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word, which contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and the registers are organized as two parallel, byte-wide entities with shared (word) address decode, but separate write lines. Data byte writes only write to the corresponding side of the array or register, which matches the byte address.

All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap will be generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed, but the write will not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the LSB; the MSB is not modified.

A Sign-Extend (SE) instruction is provided to allow the users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users

can clear the MSB of any W register by executing a Zero-Extend (ZE) instruction on the appropriate address.

Although most instructions are capable of operating on word or byte data sizes, it should be noted that some instructions operate only on words.

4.2.3 NEAR DATA SPACE

The 8-Kbyte area between 0000h and 1FFFh is referred to as the Near Data Space (NDS). Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. The remainder of the Data Space is addressable indirectly. Additionally, the whole Data Space is addressable using MOV instructions, which support Memory Direct Addressing (MDA) with a 16-bit address field. For PIC24F16KL402 family devices, the entire implemented data memory lies in Near Data Space.

4.2.4 SFR SPACE

The first 2 Kbytes of the Near Data Space, from 0000h to 07FFh, are primarily occupied with Special Function Registers (SFRs). These are used by the PIC24F core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by the module. Much of the SFR space contains unused addresses; these are read as '0'. The SFR space, where the SFRs are actually implemented, is provided in Table 4-2. Each implemented area indicates a 32-byte region, where at least one address is implemented as an SFR. A complete listing of implemented SFRs, including their addresses, is provided in Table 4-3 through Table 4-18.

				SFR	Space Add	ress							
	xx00	xx2	20	xx40	xx60	xx	80	xx	A0	xx	C0	ХХ	E0
000h		Co	re		ICN			Inter	rupts			_	_
100h	Timers		TMR	—	_	_	CC	CP	_	_	_	_	_
200h	MSSP	UAI	RT	—	-	-	_	-	_	I/	0	-	_
300h	A	/D		—	_	-	_	-	_	_	_	-	_
400h	—	_	-	—	_	-	_	-	_	—	AN	SEL	—
500h	—		-		_	_	_	-	_	_	_	_	_
600h	_	CMP	_		_	_	_	_	_	_	_	_	_
700h	—		-	System	NVM/PMD	-	_	-	_	_	_	_	_

TABLE 4-2: IMPLEMENTED REGIONS OF SFR DATA SPACE

Legend: — = No implemented SFRs in this block.

TABLE 4	1-3:	CPU	CORE	REGIS ¹	TERS N	IAP												
File Name	Start Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
WREG0	0000								Working	Register 0								0000
WREG1	0002								Working	Register 1								0000
WREG2	0004								Working	Register 2								0000
WREG3	0006								Working	Register 3								0000
WREG4	0008								Working	Register 4								0000
WREG5	000A								Working	Register 5								0000
WREG6	000C								Working	Register 6								0000
WREG7	000E								Working	Register 7								0000
WREG8	0010								Working	Register 8								0000
WREG9	0012								Working	Register 9								0000
WREG10	0014								Working F	Register 10								0000
WREG11	0016								Working F	Register 11								0000
WREG12	0018								Working F	Register 12								0000
WREG13	001A								Working F	Register 13								0000
WREG14	001C								Working F	Register 14								0000
WREG15	001E							M	orking Regist	er 15							Ι	0800
SPLIM	0020							Sta	ck Pointer Lir	nit Value Reg	ister							XXXX
PCL	002E							Prog	ram Counter	Low Word Re	gister							0000
PCH	0030	Ι	Ι	Ι	Ι	Ι	I	I	I	I		<u>а</u>	rogram Co	ounter Regis	ster High By	te		0000
TBLPAG	0032				Ι	-		I	Ι			Table Me	emory Pag	e Address F	Register			0000
PSVPAG	0034				Ι	-		Ι	Ι		Pro	igram Spa	ce Visibility	/ Page Addr	ess Registe	ir		0000
RCOUNT	0036							RI	EPEAT Loop (Counter Regis	ster							XXXXX
SR	0042								DC		IPL[2:0]		RA	Z	OV	Z	С	0000
CORCON	0044												I	IPL3	PSV	I		0000
DISICNT	0052								Disable	e Interrupts C	ounter Regi	ster						XXXX
Legend: –	– = unim	plemented	l, read as ⁽	0'. Reset v	alues are s	shown in he	xadecimal.											

0 ۵ L ¢ .

PIC24F16KL402 FAMILY

TABL	E 4-4		A REGIS	FER MAP														
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNPD1	0056	CN15PDE ⁽¹⁾	CN14PDE ⁽¹⁾	CN13PDE ⁽¹⁾	CN12PDE	CN11PDE	1	CN9PDE ⁽²⁾	CN8PDE	CN7PDE ⁽²⁾	CN6PDE ⁽¹⁾	CN5PDE ⁽¹⁾	CN4PDE ⁽¹⁾	CN3PDE	CN2PDE (CN1PDE	CNOPDE	0000
CNPD2	0058	Ι	CN30PDE	CN29PDE	-	CN27PDE ⁽²⁾	I	I	CN24PDE ⁽²⁾	CN23PDE ⁽¹⁾	CN22PDE	CN21PDE	I				CN16PDE ⁽²⁾	0000
CNEN1	0062	CN15IE ⁽¹⁾	CN14IE(1)	CN13IE(1)	CN12IE	CN11IE	1	CN9IE(1)	CNBIE	CN7IE ⁽¹⁾	CN6IE ⁽²⁾	CN5PIE ⁽²⁾	CN4IE ⁽²⁾	CN3IE	CNIE	CN1IE	CNOIE	0000
CNEN2	0064	Ι	CN30IE	CN29IE	I	CN27IE ⁽²⁾	I	I	CN24IE ⁽²⁾	CN23IE ⁽¹⁾	CN22IE	CN21IE	I	I	1	1	CN16IE ⁽²⁾	0000
CNPU1	006E	CN15PUE ⁽¹⁾	CN14PUE(1)	CN13PUE(1)	CN12PUE	CN11PUE		CN9PUE ⁽¹⁾	CN8PUE	CN7PUE ⁽¹⁾	CN6PUE ⁽²⁾	CN5PUE ⁽²⁾	CN4PUE ⁽²⁾	CN3PUE	CN2PUE	CN1PUE	CNOPUE	0000
CNPU2	0200	Ι	CN30PUE	CN29PUE	—	CN27PUE ⁽²⁾		Ι	CN24PUE ⁽²⁾	CN23PUE ⁽¹⁾	CN22PUE	CN21PUE	Ι	Ι			CN16PUE ⁽²⁾	0000
leaend		unimplement	o, se pear pa	" Reset values	s are shown	in hexadecime	-											

— – uniniprierineut, read as 0, reset values are shown in nexadecime These bits are unimplemented in 14-pin devices; read as '0'. These bits are unimplemented in 14-pin and 20-pin devices; read as '0'. Legend: Note 1: 2:
TABLE	4-5:	INT	ERRUP	T CON	TROLL	ER RE(GISTER	MAP										
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	I		1		Ι	Ι	I			Ι	MATHERR	ADDRERR	STKERR	OSCFAIL	1	0000
INTCON2	0082	ALTIVT	DISI				Ι	Ι	I		Ι	Ι			INT2EP	INT1EP	INTOEP	0000
IFS0	0084	NVMIF	I	AD1IF	U1TXIF	U1RXIF		I	T3IF	T2IF	CCP2IF	Ι	Ι	T1IF	CCP1IF	I	INTOIF	0000
IFS1	0086	U2TXIF	U2RXIF	INT2IF		T4IF ⁽¹⁾	Ι	CCP3IF ⁽¹⁾			Ι	Ι	INT1IF	CNIF	CMIF	BCL1IF	SSP1IF	0000
IFS2	0088	I	I	Ι	Ι		Ι	Ι	Ι	Ι	Ι	T3GIF	Ι		I	I	I	0000
IFS3	008A	I	I				I	Ι	I		I	I	Ι	I	BCL2IF ⁽¹⁾	SSP2IF ⁽¹⁾	I	0000
IFS4	008C	1	I				Ι	Ι	HLVDIF		Ι	Ι	Ι	Ι	UZERIF	U1ERIF	I	0000
IFS5	008E	I	I					I	I		I	Ι	Ι	I	I	I	ULPWUIF	0000
IEC0	0094	NVMIE		AD1IE	U1TXIE	U1RXIE	Ι	Ι	T3IE	T2IE	CCP2IE	Ι	Ι	T1IE	CCP1IE	I	INTOIE	0000
IEC1	9600	U2TXIE	U2RXIE	INT2IE		T4IE ⁽¹⁾		CCP3IE ⁽¹⁾	I		I	I	INT1IE	CNIE	CMIE	BCL1IE	SSP1IE	0000
IEC2	8600	I	I				I	Ι	I		I	T3GIE	Ι	I	I	I	I	0000
IEC3	A000	I	I				I	Ι	I		I	I	Ι	I	BCL2IE ⁽¹⁾	SSP2IE ⁽¹⁾	I	0000
IEC4	009C								HLVDIE			I	Ι	I	UZERIE	U1ERIE	I	0000
IEC5	3600	1	I				Ι	Ι			Ι	Ι	Ι	Ι	I	I	ULPWUIE	0000
IPC0	00A4	Ι	T1IP2	T1IP1	T1IP0		CCP1IP2	CCP1IP1	CCP1IP0		Ι	Ι	-		INT0IP2	INT0IP1	INTOIPO	4404
IPC1	00A6		T2IP2	T2IP1	T2IP0		CCP2IP2	CCP2IP1	CCP2IP0			Ι					I	4400
IPC2	00A8	Ι	U1RXIP2	U1RXIP1	U1RXIP0		Ι	Ι			Ι	Ι	-		T3IP2	T3IP1	T3IP0	4004
IPC3	00AA	Ι	NVMIP2	NVMIP1	NVMIPO		Ι	Ι			AD1IP2	AD1IP1	AD1IP0		U1TXIP2	U1TXIP1	U1TXIP0	4044
IPC4	00AC		CNIP2	CNIP1	CNIPO		CMIP2	CMIP1	CMIP0	Ι	BCL1IP2	BCL1IP1	BCL1IP0	Ι	SSP1IP2	SSP1IP1	SS1IP0	4444
IPC5	00AE	I	I		Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	INT1IP2	INT1IP1	INT1IP0	0004
IPC6	00B0		T4IP2 ⁽¹⁾	T4IP1 ⁽¹⁾	T4IP0 ⁽¹⁾		Ι	Ι		I	CCP3IP2 ⁽¹⁾	CCP3IP1(1)	CCP3IP0 ⁽¹⁾	Ι	I	I	I	4040
IPC7	00B2		U2TXIP2	U2TXIP1	U2TXIP0		U2RXIP2	U2RXIP1	U2RXIP0		INT2IP2	INT2IP1	INT2IP0		I	Ι	Ι	4440
IPC9	00B6	I					Ι	Ι	I		T3GIP2	T3GIP1	T3GIP0		I	Ι	Ι	0040
IPC12	00BC						BCL2IP2 ⁽¹⁾	BCL2IP1 ⁽¹⁾	BCL2IP0 ⁽¹⁾		SSP2IP2 ⁽¹⁾	SSP2IP1 ⁽¹⁾	SSP2IP0 ⁽¹⁾				I	0440
IPC16	00C4						U2ERIP2	U2ERIP1	U2ERIPO		U1ERIP2	U1ERIP1	U1ERIP0		I	Ι	Ι	0440
IPC18	00C8														HLVDIP2	HLVDIP1	HLVDIPO	0004
IPC20	0000						I		I			I			ULPWUIP2	ULPWUIP1	ULPWUIP0	0004
INTTREG	00E0	CPUIRQ	r	VHOLD			ILF	[3:0]					1	ECNUM[6:0]				0000
Legend: Note 1:	— = uni These t	implements oits are unir	ed, read as mplemented	^{'0'} , r = resel 1 on PIC24F	ved. Reset XXKL10X a	values are ind PIC24F	t shown in he: ⊤XXKL20X fa	kadecimal. mily devices;	read as '0'.									

ē ۵ ۵ CONTROO INTERPINT ķ .

FABLE 4-6		IMER	REGIS	TER M	AP													ĺ
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100									Timer1 Reç	gister							0000
PR1	0102								Π	ner1 Period	Register							FFF
T1CON	0104	TON	Ι	TSIDL				T1EC	s[1:0]	Ι	TGATE	TCKP	s[1:0]	Ι	TSYNC	TCS	Ι	0000
TMR2	0106						Ι	I	I				Timer2 R	egister				0000
PR2	0108				I	1	1	Ι	I				Timer2 Perio	d Register				00FF
T2CON	010A				I		1	Ι	Ι	Ι		T2OUTF	S[3:0]		TMR20N	T2CKF	oS[1:0]	0000
TMR3	010C									Timer3 Reç	gister							0000
13GCON	010E				I	I				TMR3GE	T3GPOL	T3GTM	T3GSPM	T3GGO/ T3DONE	T3GVAL	T3GS	S[1:0]	0000
T3CON	0110				I		Ι	I	I	TMR3	CS[1:0]	T3CKP	S[1:0]	T3OSCEN	T3SYNC	I	TMR3ON	0000
TMR4 ⁽¹⁾	0112						Ι	I	I				Timer4 R	egister				0000
PR4(1)	0114						Ι	I	I			-	Timer4 Perio	d Register				00FF
T4CON ⁽¹⁾	0116						Ι	I	I	Ι		T40UTF	S[3:0]		TMR4ON	T4CKF	s[1:0]	0000
CCPTMRS0 ⁽¹⁾	013C						Ι	I	I	Ι	C3TSEL0 ⁽¹⁾	I	Ι	C2TSEL0	I	Ι	C1TSEL0	0000
Legend:= I	unimplen	nented, rea	ad as '0'. F	Reset value	es are shov	wn in hexao	lecimal.											
Note 1: Thes	e bits an	d/or regist	ers are un	implement	ed on PIC2	24FXXKL10	X and PIC	24FXXKL	20X family	devices; rea	ld as '0'.							
	C																	
	•		ב		יכ													

RAP S MAP	
GISTEF	
Щ Ш Ш	
ß	
Ň	
S	
4-7	
Щ	
TAB	

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CCP1CON	0190			Ι						PM[1	:0] ⁽¹⁾	DC1E	3[1:0]		CCP1N	M[3:0]		0000
CCPR1L	0192	Ι	Ι			Ι		Ι	Ι			Capture/Co	mpare/PWM	11 Register L	-ow Byte			0000
CCPR1H	0194								I			Capture/Co	mpare/PWM	1 Register F	-ligh Byte			0000
ECCP1DEL ⁽¹⁾	0196								I	PRSEN				PDC[6:0]				0000
ECCP1AS ⁽¹⁾	0198	Ι	Ι			Ι		Ι	Ι	ECCPASE		ECCPAS[2:0]	[PSSA	C[1:0]	PSSBC	[1:0]	0000
PSTR1CON ⁽¹⁾	019A	Ι				Ι		Ι	Ι	CMPI	-[1:0]	Ι	STRSYNC	STRD	STRC	STRB	STRA	0001
CCP2CON	019C	Ι	Ι			Ι		Ι	Ι	Ι		DC2E	3[1:0]		CCP2N	M[3:0]		0000
CCPR2L	019E	Ι	Ι			Ι		Ι	Ι			Capture/Co	mpare/PWM	12 Register L	-ow Byte			0000
CCPR2H	01A0	Ι	Ι			Ι		Ι	Ι			Capture/Co	mpare/PWM	2 Register F	-ligh Byte			0000
CCP3CON ⁽¹⁾	01A8	Ι	Ι			Ι		Ι	Ι	Ι		DC3E	3[1:0]		CCP3N	M[3:0]		0000
CCPR3L ⁽¹⁾	01AA	Ι	Ι			Ι		Ι	Ι			Capture/Co	mpare/PWM	13 Register L	-ow Byte			0000
CCPR3H ⁽¹⁾	01AC	Ι		Ι	Ι	Ι	Ι		Ι			Capture/Co	mpare/PWM	3 Register F	-ligh Byte			0000
Legend: — - Note 1: The	= unimple se bits ar	mented, rea nd/or registe	tid as '0'. R€ rs are unim	set values a	are shown i on PIC24F)	n hexadecir XXKL10X aı	nal. nd PIC24FX	(XKL20X fa	imily device	es; read as 'c								

© 2011-2019 Microchip Technology Inc.

TABLE 4	ö	MSSP	REGIST	ER MAF	0													
File Name	Add	r Bit 1	5 Bit 1	4 Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SSP1BUF	020(MSSP1 F	eceive Buff	er/Transmit	Register			00xx
SSP1CON1	0202	-				I	1	I	1	WCOL	VOASS	SSPEN	СКР		SSPN	A[3:0]		0000
SSP1CON2	020	4				I	1	I	1	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000
SSP1CON3	0206					1	1	1	1	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000
SSP1STAT	020			1				1	1	SMP	CKE	D/A	Ъ	S	R/W	Ν	BF	0000
SSP1ADD	020/			1			Ι	Ι	Ι		MSS	MSSP1 Ac P1 Baud Ra	ldress Regis ate Reload F	ster (I ² C Sla Register (I ² C	ive Mode) C Master Mc	(apc		0000
SSP1MSK	0200			1			I	1	1		Ÿ	SSP1 Addre	ess Mask Re	egister (I ² C	Slave Mode	(6		00FF
SSP2BUF ⁽¹⁾	0210					Ι	I	I	I			MSSP2 R	eceive Buff	er/Transmit	Register			00xx
SSP2CON1 ⁽¹	0212	-				Ι	I	I	1	WCOL	VOASS	SSPEN	СКР		SSPN	A[3:0]		0000
SSP2CON2 ⁽¹	1) 0212	4		Ι		Ι	Ι	Ι	Ι	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000
SSP2CON3 ⁽¹	1) 0216			Ι		Ι	Ι	Ι	Ι	ACKTIM	PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN	0000
SSP2STAT ⁽¹⁾	0215							I		SMP	CKE	D/A	Ч	S	R/W	NA	BF	0000
SSP2ADD ⁽¹⁾	021/				Ι		Ι	Ι	Ι		SSM	MSSP2 Ac P2 Baud Ra	ldress Regis ate Reload F	ster (I ² C Sla Register (I ² C	ive Mode) C Master Mc	(apc		0000
SSP2MSK ⁽¹⁾	0210			Ι				Ι	Ι		W	SSP2 Addre	ess Mask Re	egister (I ² C	Slave Mode	(*		00FF
Legend: — Note 1: Th	ese bits a	emented, re and/or regist	ad as '0'. R ters are unir	teset values nplemented	are shown on PIC24F	in hexadecii -XXKL10X a	nal. nd PIC24FX	(XKL20X far	mily devices;	read as '0'.								
TABLE 4	-9:	UART F	REGIST	ER MAF	~													
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN		NSIDL	IREN	RTSMD	I	NEN	1:0]	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEI	L[1:0]	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	Ι	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	L[1:0]	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	I			I							UART1	Transmit Re	gister				XXXX

Legend:

U2BRG

0000

0000

XXXX

0110

URXDA STSEL

OERR

PDSEL[1:0] FERR

BRGH PERR

ABAUD RXINV

LPBACK

WAKE LPBAC URXISEL[1:0]

TRMT UEN[1:0] UTXBF

UTXEN

UTXBRK RTSMD

UTXISEL0 USIDL

> UTXINV I I

UTXISEL1 UARTEN

0230 0232

U2MODE

U2STA

U1BRG

I I

0234 0236 0238

U2RXREG **U2TXREG**

IREN

Baud Rate Generator Prescaler Register

I

0226 0228

U1RXREG

RIDLE

ADDEN

UART1 Receive Register

UART2 Transmit Register UART2 Receive Register

Baud Rate Generator Prescaler Register

I

I I

I

I I

I

I

0000 0000 0000

PIC24F16KL402 FAMILY

TABLE	4-10:	PORI	ra regi	STER M	IAP													
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7 ⁽¹⁾	Bit 6	Bit 5 ⁽²⁾	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	I	1	1	I	1	1	I		TRISA	v[7:6]				TRISA[4:0]			OODF
PORTA	02C2	1		Ι		1	1	1					RA	[0:2]				XXXX
LATA	02C4	I	I	Ι		I	I	1		LATA	[]:10	I			LATA[4:0]			XXXX
ODCA	02C6	I	1	I		1	I]ADO	7:6]				ODA[4:0]			0000
Legend: Note 1: 2: TARIF	— = unim These pol PORTA[5]	plemented, rts and theii is unavaila	, read as '0'. r associated able when M	Reset value bits are unir ICLR function	is are shown nplemented nality is ena	in hexadec on 14-pin a bled (MCLR	cimal. and 20-pin de RE Configura	evices; read	as '0'.									
File	Addr	Bit 15	Bit 14	Bit 13 ⁽²⁾	Bit 12 ⁽²⁾	Bit 11 ⁽¹⁾	Bit 10 ⁽¹⁾	Bit 9	Bit 8	Bit 7 ⁽²⁾	Bit 6 ⁽¹⁾	Bit 5 ⁽¹⁾	Bit 4	Bit 3 ⁽¹⁾	Bit 2 ⁽²⁾	Bit 1 ⁽²⁾	Bit 0	All Resets
TRISB	02C8								TRISI	B[15:0]								FFF
PORTB	02CA								RB[15:0]								XXXX
LATB	02CC								LATE	3[15:0]								XXXX
ODCB	02CE								ODB	:[15:0]								0000
Legend: Note 1: 2: TARIF	— = unim These po These po	plemented, rts and the rts and the	read as 'o'. ir associate ir associate	d bits are ur d bits are ur d bits are ur	s are shown implements implements	in hexadec ed on 14-pir ∋d in 14-pin	imal. n and 20-pir devices.	l devices.										
File	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 1	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PADCFG1	02FC		I	1		SDO2DIS ⁽¹⁾	SCK2DIS ⁽¹⁾	SD01DIS	SCK1DIS	1	1		1	1	1	1	1	0000
Legend: Note 1:	— = unim These bit	յթlemented s are unimյ	l, read as 'o plemented c	. Reset valu on PIC24FX	ies are sho ⁱ XKL10X an	wn in hexac d PIC24FX;	decimal. XKL20X fan	ily devices.	; read as '0									

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								A/D Br	uffer 0								XXXX
ADC1BUF1	0302								A/D BL	uffer 1								XXXX
AD1CON1	0320	ADON		ADSIDL		I		FORN	4[1:0]		SSRC[2:0]		I	I	ASAM	SAMP	DONE	0000
AD1CON2	0322		VCFG[2:0]		OFFCAL		CSCNA	I	I	L	Ι		SMP	l[3:0]		L	ALTS	0000
AD1CON3	0324	ADRC	EXTSAM	PUMPEN			SAMC[4:0]			I	Ι			ADCS	s[5:0]			0000
AD1CHS	0328	CHONB		Ι			CHOS	B[3:0]		CHONA		I			CH0S,	A[3:0]		0000
AD1CSSL	0330	CSSL15	CSSL14	CSSL13	CSSL12 ⁽¹⁾	CSSL11 ⁽¹⁾	CSSL10	CSSL9	CSSL8	CSSL7	CSSL6	I	CSSL4 ⁽¹⁾	CSSL3 ⁽¹⁾	CSSL2 ⁽¹⁾	CSSL1	CSSL0	0000
Leaend:	= unimpl	lemented. r	ead as '0' r	= reserved	bit. Reset vs	alues are sho	wh in hexad	tecimal.										

Note 1: These bits are unimplemented in 14-pin devices; read as '0'.

ANALOG SELECT REGISTER MAP **TABLE 4-14:**

All Resets	0000	000F) FO1F(3)
Bit 0	VBGEN		ANSB0(1)
Bit 1	I	V[3:0]	ANSB1 ⁽¹⁾
Bit 2	I	ANS/	ANSB2 ⁽¹⁾
Bit 3	I		ANSB3 ⁽²⁾
Bit 4	I		ANSB4
Bit 5	l		
Bit 6	Ι	-	Ι
Bit 7	Ι	-	Ι
Bit 8	l		
Bit 9	I	-	—
Bit 10	Ι	-	Ι
Bit 11			—
Bit 12	Ι	-	ANSB12 ⁽¹⁾
Bit 13			ANSB13
Bit 14	I		ANSB14
Bit 15	I	I	ANSB15
Addr	04DE	04E0	04E2
File Name	ANCFG	ANSA	ANSB

— = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

These bits are unimplemented in 14-pin devices; read as '0'. Note 1:

These bits are unimplemented in 14-pin and 20-pin devices; read as '0' ä ö

Reset value for 28-pin devices is shown.

COMPARATOR REGISTER MAP **TABLE 4-15:**

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMSTAT	0630	CMIDL		I			I	C2EVT ⁽¹⁾	C1EVT	I	1	1	I	I		CZOUT	CIOUT	XXXX
CVRCON	0632	Ι	Ι					Ι	Ι	CVREN	CVROE	CVRSS			CVR[4:0]			0000
CM1CON	0634	CON	COE	CPOL	CLPWR			CEVT	COUT	EVPO	L[1:0]	Ι	CREF	I		CCH	1:0]	XXXX
CM2CON ⁽¹⁾	0636	CON	COE	CPOL	CLPWR			CEVT	COUT	EVPO	L[1:0]	Ι	CREF	I		CCH	1:0]	0000
Leaend:	= unimple	emented. re	ad as '0'. R	eset values	are shown ir	n hexadecir	nal.											

Note 1: These bits and/or registers are unimplemented in PIC24FXXKL10X/20X devices; read as '0'.

TABLE 4	-16:	SYSTE	M REG	ISTER N	АР													
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	SBOREN				CM	PMSLP	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	(Note 1)
OSCCON	0742			COSC[2:0]		Ι		NOSC[2:0]		CLKLOCK	1	LOCK	Ι	СF	SOSCDR	V SOSCEI	N OSWEN	(Note 2)
CLKDIV	0744	ROI		DOZE[2:0]		DOZEN		RCDIV[2:0]			Ι		Ι	Ι				3100
OSCTUN	0748	Ι	Ι	Ι		Ι	Ι	Ι		Ι				TUN	1[5:0]			0000
REFOCON	074E	ROEN	Ι	ROSSLP	ROSEL		RODIV	/[3:0]			Ι		Ι	Ι	Ι	Ι		0000
HLVDCON	0756	HLVDEN	Ι	HLSIDL	1	Ι	I	Ι		VDIR	BGVST	IRVST	Ι		HLVI	DL[3:0]		0000
Legend: - Note 1: R(2: 0; TA R I F A	- = unim CON regi SCCON r	plemented, ster Reset v egister Res	read as '0'. alues are d et values ar	Reset value ependent or e dependen	s are showr n the type of t on configu	n in hexade f Reset. iration fuse:	scimal. s and by typ	e of Reset.										
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0260	WR	WREN	WRERR	PGMONLY	۲ ۲		1	1	1	ERASE			NVN	10P[5:0]			0000
NVMKEY	0766	Ι	Ι	Ι	Ι		Ι	Ι	Ι				NVM K	ey Register				0000
Legend: –	- = unimp	lemented, r«	ead as '0'. F	keset values	are shown	in hexadec	imal.											
TABLE 4	-18:	ULTRA	I-MOU	POWER	WAKE-	-UP RE	GISTER	MAP										
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ULPWCON	0768	ULPEN	Ι	ULPSIDL	Ι	Ι	Ι	Ι	ULPSINK	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	0000
Legend:	- = unimp	lemented, rɛ	ead as '0'. F	keset values	are shown	in hexadec	imal.											
TABLE 4	-19:	PMD R	EGISTE	ER MAP														
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	1	T4MD	T3MD	T2MD	T1MD	1			SSP1MD	U2MD	U1MD	1				ADC1MD	0000
PMD2	0772		I				Ι		Ι						CCP3MD	CCP2MD	CCP1MD	0000
PMD3	0774						CMPMD									SSP2MD		0000
PMD4	0776	1		I			I	I	I	ULPWUMD		I	EEMD	REFOMD		HLVDMD	1	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

DS30001037D-page 42

 $\ensuremath{\textcircled{}^\circ}$ 2011-2019 Microchip Technology Inc.

PIC24F16KL402 FAMILY

4.2.5 SOFTWARE STACK

In addition to its use as a Working register, the W15 register in PIC24F devices is also used as a Software Stack Pointer. The pointer always points to the first available free word and grows from lower to higher addresses. It predecrements for stack pops and post-increments for stack pushes, as shown in Figure 4-4.

Note that for a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, ensuring that the MSB is always clear.

Note:	A PC push during exception processing
	will concatenate the SRL register to the
	MSB of the PC prior to the push.

The Stack Pointer Limit Value (SPLIM) register, associated with the Stack Pointer, sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM[0] is forced to '0' as all stack operations must be word-aligned. Whenever an EA is generated, using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal, and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation.

Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address, 0DF6, in RAM, initialize the SPLIM with the value, 0DF4.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0800h. This prevents the stack from interfering with the Special Function Register (SFR) space.

Note: A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

FIGURE 4-4: CALL STACK FRAME



4.3 Interfacing Program and Data Memory Spaces

The PIC24F architecture uses a 24-bit wide program space and 16-bit wide Data Space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use these data successfully, they must be accessed in a way that preserves the alignment of information in both spaces.

Apart from the normal execution, the PIC24F architecture provides two methods by which the program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the Data Space, PSV

Table instructions allow an application to read or write small areas of the program memory. This makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look-ups from a large table of static data. It can only access the least significant word (lsw) of the program word.

4.3.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Memory Page Address register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit (MSb) of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG[7] = 0) or the configuration memory (TBLPAG[7] = 1).

For remapping operations, the 8-bit Program Space Visibility Page Address register (PSVPAG) is used to define a 16K word page in the program space. When the MSb of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike the table operations, this limits remapping operations strictly to the user memory area.

Table 4-20 and Figure 4-5 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P[23:0] bits refer to a program space word, whereas the D[15:0] bits refer to a Data Space word.

TABLE 4-20:	PROGRAM SPACE ADDRESS CONSTRUCTION
-------------	------------------------------------

	Access Space	Program Space Address						
Access Type		[23]	[22:16]	[15]	[14:1]	[0]		
Instruction Access	User	0 PC[22:1] (0		
(Code Execution)		0xx xxxx xxxx xxxx xxxx xxx0						
TBLRD/TBLWT	User	TE	BLPAG[7:0]	Data EA[15:0]				
(Byte/Word Read/Write)		0:	xxx xxxx	XXXX XXXX XXXX XXXX				
	Configuration	ration TBLPAG[7:0]		Data EA[15:0]				
				xxxx xxxx xxxx xxxx				
Program Space Visibility	User	0 PSVPAG[7:		0] (2)	Data EA[14:	0] (1)		
(Block Remap/Read)		0	XXXX XXX	κx	XXX XXXX XXX	x xxxx		

Note 1: Data EA[15] is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG[0].

2: PSVPAG can have only two values ('00' to access program memory and FF to access data EEPROM) on PIC24F16KL402 family devices.





4.3.2 DATA ACCESS FROM PROGRAM MEMORY AND DATA EEPROM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program memory without going through Data Space. It also offers a direct method of reading or writing a word of any address within data EEPROM memory. The TBLRDH and TBLWTH instructions are the only method to read or write the upper eight bits of a program space word as data.

Note:	The TBLRDH and TBLWTH instructions are
	not used while accessing data EEPROM
	memory.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to Data Space addresses. Program memory can thus be regarded as two, 16-bit word-wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word, and TBLRDH and TBLWTH access the space which contains the upper data byte.

Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

 TBLRDL (Table Read Low): In Word mode, it maps the lower word of the program space location (P[15:0]) to a data address (D[15:0]). In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when the byte select is '1'; the lower byte is selected when it is '0'.

 TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address (P[23:16]) to a data address. Note that D[15:8], the 'phantom' byte, will always be '0'.

In Byte mode, it maps the upper or lower byte of the program word to D[7:0] of the data address, as above. Note that the data will always be '0' when the upper 'phantom' byte is selected (byte select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Memory Page Address register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG[7] = 0, the table page is located in the user memory space. When TBLPAG[7] = 1, the page is located in configuration space.

Note: Only Table Read operations will execute in the configuration memory space, and only then, in implemented areas, such as the Device ID. Table Write operations are not allowed.

FIGURE 4-6: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS



4.3.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of Data Space may optionally be mapped into a 16K word page of the program space. This provides transparent access of stored constant data from the Data Space without the need to use special instructions (i.e., TBLRDL/H).

Program space access through the Data Space occurs if the MSb of the Data Space EA is '1' and PSV is enabled by setting the PSV bit in the CPU Control (CORCON[2]) register. The location of the program memory space to be mapped into the Data Space is determined by the Program Space Visibility Page Address (PSVPAG) register. This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with 15 bits of the EA functioning as the lower bits.

By incrementing the PC by two for each program memory word, the lower 15 bits of Data Space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads from this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Although each Data Space address, 8000h and higher, maps directly into a corresponding program memory address (see Figure 4-7), only the lower 16 bits of the 24-bit program word are used to contain the data. The upper 8 bits of any program space location, used as data, should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note: PSV access is temporarily disabled during Table Reads/Writes.

For operations that use PSV and are executed outside of a REPEAT loop, the MOV and MOV.D instructions will require one instruction cycle, in addition to the specified execution time. All other instructions will require two instruction cycles in addition to the specified execution time.

For operations that use PSV, which are executed inside a REPEAT loop, there will be some instances that require two instruction cycles, in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction accessing data, using PSV, to execute in a single cycle.

FIGURE 4-7: PROGRAM SPACE VISIBILITY OPERATION



© 2011-2019 Microchip Technology Inc.

5.0 FLASH PROGRAM MEMORY

Note:	This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on Flash			
	Programming, refer to "PIC24F Flash			
	Program Memory"			
	(www.microchip.com/DS30009715) in			
	the "dsPIC33/PIC24 Family Reference			
	Manual".			

The PIC24F16KL402 family of devices contains internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable when operating with VDD over 1.8V.

Flash memory can be programmed in three ways:

- In-Circuit Serial Programming[™] (ICSP[™])
- Run-Time Self Programming (RTSP)
- Enhanced In-Circuit Serial Programming (Enhanced ICSP)

ICSP allows a PIC24F device to be serially programmed while in the end application circuit. This is simply done with two lines for the programming clock and programming data (which are named PGECx and PGEDx, respectively), and three other lines for power (VDD), ground (<u>VSS</u>) and Master Clear/Program mode entry voltage (MCLR/VPP). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or custom firmware to be programmed. Run-Time Self Programming (RTSP) is accomplished using TBLRD (Table Read) and TBLWT (Table Write) instructions. With RTSP, the user may write program memory data in blocks of 32 instructions (96 bytes) at a time, and erase program memory in blocks of 32, 64 and 128 instructions (96,192 and 384 bytes) at a time.

The NVMOP[1:0] (NVMCON[1:0]) bits decide the erase block size.

5.1 Table Instructions and Flash Programming

Regardless of the method used, Flash memory programming is done with the Table Read and Table Write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using the TBLPAG[7:0] bits and the Effective Address (EA) from a W register, specified in the table instruction, as depicted in Figure 5-1.

The TBLRDL and TBLWTL instructions are used to read or write to bits[15:0] of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits[23:16] of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.





5.2 RTSP Operation

The PIC24F Flash program memory array is organized into rows of 32 instructions or 96 bytes. RTSP allows the user to erase blocks of one row, two rows and four rows (32, 64 and 128 instructions) at a time, and to program one row at a time.

The 1-row (96 bytes), 2-row (192 bytes) and 4-row (384 bytes) erase blocks and single row write block (96 bytes) are edge-aligned, from the beginning of program memory.

When data are written to program memory using TBLWT instructions, the data are not written directly to memory. Instead, data written using Table Writes are stored in holding latches until the programming sequence is executed.

Any number of TBLWT instructions can be executed and a write will be successfully performed. However, 32 TBLWT instructions are required to write the full row of memory.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register.

Data can be loaded in any order and the holding registers can be written to multiple times before performing a write operation. Subsequent writes, however, will wipe out any previous writes.

Note: Writing to a location multiple times without erasing it is not recommended.

All of the Table Write operations are single-word writes (two instruction cycles), because only the buffers are written. A programming cycle is required for programming each row.

5.3 Enhanced In-Circuit Serial Programming

Enhanced ICSP uses an on-board bootloader, known as the program executive, to manage the programming process. Using an SPI data frame format, the program executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

5.4 Control Registers

There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls the blocks that need to be erased, which memory type is to be programmed and when the programming cycle starts.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. For more information, refer to **Section 5.5 "Programming Operations"**.

5.5 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. During a programming or erase operation, the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON[15]) starts the operation and the WR bit is automatically cleared when the operation is finished.

REGISTER 5-1: NVMCON: FLASH MEMORY CONTROL REGISTER

R/SO/HC-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	PGMONLY ⁽⁴⁾	—	—	—	—
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	ERASE	NVMOP5 ⁽¹⁾	NVMOP4 ⁽¹⁾	NVMOP3 ⁽¹⁾	NVMOP2 ⁽¹⁾	NVMOP1 ⁽¹⁾	NVMOP0 ⁽¹⁾
bit 7							bit 0

Legend:	SO = Settable Only bit	HC = Hardware Clearable b	it
-n = Value at POR	'1' = Bit is set	R = Readable bit	W = Writable bit
'0' = Bit is cleared	x = Bit is unknown	U = Unimplemented bit, rea	d as '0'

bit 15	WR: Write Control bit
	 1 = Initiates a Flash memory program or erase operation; the operation is self-timed and the bit is cleared by hardware once the operation is complete
	0 = Program or erase operation is complete and inactive
bit 14	WREN: Write Enable bit
	1 = Enables Flash program/erase operations
	0 = Inhibits Flash program/erase operations
bit 13	WRERR: Write Sequence Error Flag bit
	 1 = An improper program or erase sequence attempt, or termination, has occurred (bit is set automatically on any set attempt of the WR bit)
	0 = The program or erase operation completed normally
bit 12	PGMONLY: Program Only Enable bit ⁽⁴⁾
bit 11-7	Unimplemented: Read as '0'
bit 6	ERASE: Erase/Program Enable bit
	1 = Performs the erase operation specified by NVMOP[5:0] on the next WR command
	0 = Performs the program operation specified by NVMOP[5:0] on the next WR command
bit 5-0	NVMOP[5:0]: Programming Operation Command Byte bits ⁽¹⁾
	Erase Operations (when ERASE bit is '1'):
	1010xx = Erases entire boot block (including code-protected boot block) ⁽²⁾
	1001xx = Erases entire memory (including boot block, configuration block, general block) ⁽²⁾
	$011010 = \text{Erases four rows of Flash memory}^{(3)}$
	$011001 = \text{Erases two rows of Flash memory}^{(3)}$
	$011000 = \text{Erases one row of Hash memory}^{11000}$
	$0100xx = \text{Erases entire data EEPROM^{(4)}}$
	0011xx = Erases entire general memory block programming operations
	0001xx = Writes one row of Flash memory (when ERASE bit is '0') ⁽³⁾
Note 1:	All other combinations of the NVMOP[5:0] bits are no operation.
2:	Available in ICSP™ mode only. Refer to the device programming specification.

- 3: The address in the Table Pointer decides which rows will be erased.
- 4: This bit is used only while accessing data EEPROM. It is implemented only in devices with data EEPROM.

5.5.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of Flash program memory at a time by erasing the programmable row. The general process is as follows:

- 1. Read a row of program memory (32 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase a row (see Example 5-1):
 - a) Set the NVMOPx bits (NVMCON[5:0]) to ⁽⁰¹¹⁰⁰⁰' to configure for row erase. Set the ERASE (NVMCON[6]) and WREN (NVMCON[14]) bits.
 - b) Write the starting address of the block to be erased into the TBLPAG and W registers.
 - c) Write 55h to NVMKEY.
 - d) Write AAh to NVMKEY.
 - e) Set the WR bit (NVMCON[15]). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 32 instructions from data RAM into the program memory buffers (see Example 5-1).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOPx bits to '000100' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 55h to NVMKEY.
 - c) Write AAh to NVMKEY.
 - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-5.

; Set up NVMCON for row erase operation	
MOV #0x4058, W0	i
MOV W0, NVMCON	; Initialize NVMCON
; Init pointer to row to be ERASED	
MOV #tblpage(PROG_ADDR), W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W0	; Initialize in-page EA[15:0] pointer
TBLWTL W0, [W0]	; Set base address of erase block
DISI #5	; Block all interrupts
	for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	i
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

EXAMPLE 5-1: ERASING A PROGRAM MEMORY ROW – ASSEMBLY LANGUAGE CODE

EXAMPLE 5-2: ERASING A PROGRAM MEMORY ROW – 'C' LANGUAGE CODE

// C example using MPLAB C30	
<pre>intattribute ((space(auto_psv))) progAddr = &progAddr unsigned int offset;</pre>	// Global variable located in Pgm Memory
//Set up pointer to the first memory location to be written	
TBLPAG =builtin_tblpage(&progAddr); offset = &progAddr & 0xFFFF;	// Initialize PM Page Boundary SFR // Initialize lower word of address
<pre>builtin_tblwtl(offset, 0x0000);</pre>	<pre>// Set base address of erase block // with dummy latch write</pre>
NVMCON = 0x4058;	// Initialize NVMCON
asm("DISI #5");	<pre>// Block all interrupts for next 5 // instructions</pre>
builtin_write_NVM();	// C30 function to perform unlock // sequence and set WR

EXAMPLE 5-3: LOADING THE WRITE BUFFERS – ASSEMBLY LANGUAGE CODE

;	Set up NVMCO	N for row programming operati	ons	
	MOV	#0x4004, W0	;	
	MOV	W0, NVMCON	;	Initialize NVMCON
;	Set up a poi	nter to the first program mem	ory	location to be written
;	program memo	ry selected, and writes enabl	ed	
	MOV	#0x0000, W0	;	
	MOV	W0, TBLPAG	;	Initialize PM Page Boundary SFR
	MOV	#0x6000, W0	;	An example program memory address
;	Perform the	TBLWT instructions to write t	he	latches
;	0th_program_	word		
	MOV	#LOW_WORD_0, W2	;	
	MOV	<pre>#HIGH_BYTE_0, W3</pre>	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
;	lst_program_	word		
	MOV	#LOW_WORD_1, W2	;	
	MOV	#HIGH_BYTE_1, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
;	2nd_program	_word		
	MOV	#LOW_WORD_2, W2	;	
	MOV	<pre>#HIGH_BYTE_2, W3</pre>	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
	•			
	•			
	•			
;	32nd_program	_word		
	MOV	#LOW_WORD_31, W2	;	
	MOV	#HIGH_BYTE_31, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0]	;	Write PM high byte into program latch

EXAMPLE 5-4: LOADING THE WRITE BUFFERS – 'C' LANGUAGE CODE

```
// C example using MPLAB C30
  #define NUM_INSTRUCTION_PER_ROW 64
  int __attribute__ ((space(auto_psv))) progAddr = &progAddr; // Global variable located in Pgm Memory
  unsigned int offset;
  unsigned int i;
  unsigned int progData[2*NUM_INSTRUCTION_PER_ROW];
                                                            // Buffer of data to write
  //Set up NVMCON for row programming
  NVMCON = 0 \times 4004;
                                                              // Initialize NVMCON
  //Set up pointer to the first memory location to be written
  TBLPAG = __builtin_tblpage(&progAddr);
                                                              // Initialize PM Page Boundary SFR
  offset = &progAddr & 0xFFFF;
                                                              // Initialize lower word of address
  //Perform TBLWT instructions to write necessary number of latches
  for(i=0; i < 2*NUM_INSTRUCTION_PER_ROW; i++)</pre>
  {
      __builtin_tblwtl(offset, progData[i++]);
                                                              // Write to address low word
       __builtin_tblwth(offset, progData[i]);
                                                              // Write to upper byte
      offset = offset + 2i
                                                              // Increment address
   }
```

EXAMPLE 5-5: INITIATING A PROGRAMMING SEQUENCE – ASSEMBLY LANGUAGE CODE

DISI	#5	;	Block all interrupts
			for next 5 instructions
MOV	#0x55, W0		
MOV	W0, NVMKEY	;	Write the 55 key
MOV	#0xAA, W1	;	
MOV	W1, NVMKEY	;	Write the AA key
BSET	NVMCON, #WR	;	Start the erase sequence
NOP		;	2 NOPs required after setting WR
NOP		;	
BTSC	NVMCON, #15	;	Wait for the sequence to be completed
BRA	\$-2	;	

EXAMPLE 5-6: INITIATING A PROGRAMMING SEQUENCE – 'C' LANGUAGE CODE

// C example using MPLAB C30	
asm("DISI #5");	// Block all interrupts for next 5 instructions
builtin_write_NVM();	// Perform unlock sequence and set WR

6.0 DATA EEPROM MEMORY

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on Data EEPROM, refer to "Data EEPROM" (www.microchip.com/DS39720) in the "dsPIC33/PIC24 Family Reference Manual".

The data EEPROM memory is a Nonvolatile Memory (NVM), separate from the program and volatile data RAM. Data EEPROM memory is based on the same Flash technology as program memory, and is optimized for both long retention and a higher number of erase/write cycles.

The data EEPROM is mapped to the top of the user program memory space, with the top address at program memory address, 7FFFFh. For PIC24FXXKL4XX devices, the size of the data EEPROM is 256 words (7FFE00h to 7FFFFh). For PIC24FXXKL3XX devices, the size of the data EEPROM is 128 words (7FFF0h to 7FFFFh). The data EEPROM is not implemented in PIC24F08KL20X or PIC24F04KL10X devices.

The data EEPROM is organized as 16-bit wide memory. Each word is directly addressable, and is readable and writable during normal operation over the entire VDD range.

Unlike the Flash program memory, normal program execution is not stopped during a data EEPROM program or erase operation.

The data EEPROM programming operations are controlled using the three NVM Control registers:

- NVMCON: Nonvolatile Memory Control Register
- NVMKEY: Nonvolatile Memory Key Register
- NVMADR: Nonvolatile Memory Address Register

EXAMPLE 6-1: DATA EEPROM UNLOCK SEQUENCE

//Disable Int asm volatile	errupts For 5 instru ("disi #5");	ctions
//Issue Unloc	ck Sequence	
asm volatile	("mov #0x55, W0	\n"
	"mov W0, NVMKEY	\n"
	"mov #0xAA, W1	\n"
	"mov W1, NVMKEY	\n");
// Perform Wr	ite/Erase operations	
asm volatile	("bset NVMCON, #WR	\n"
	"nop	\n"
	"nop	\n");

6.1 NVMCON Register

The NVMCON register (Register 6-1) is also the primary control register for data EEPROM program/erase operations. The upper byte contains the control bits used to start the program or erase cycle, and the flag bit to indicate if the operation was successfully performed. The lower byte of NVMCOM configures the type of NVM operation that will be performed.

6.2 NVMKEY Register

The NVMKEY is a write-only register that is used to prevent accidental writes or erasures of data EEPROM locations.

To start any programming or erase sequence, the following instructions must be executed first, in the exact order provided:

- 1. Write 55h to NVMKEY.
- 2. Write AAh to NVMKEY.

After this sequence, a write will be allowed to the NVMCON register for one instruction cycle. In most cases, the user will simply need to set the WR bit in the NVMCON register to start the program or erase cycle. Interrupts should be disabled during the unlock sequence.

The MPLAB® C30 C compiler provides a defined library procedure (builtin_write_NVM) to perform the unlock sequence. Example 6-1 illustrates how the unlock sequence can be performed with in-line assembly.

HC/R/SO-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	PGMONLY				
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	ERASE	NVMOP5 ⁽¹⁾	NVMOP4 ⁽¹⁾	NVMOP3 ⁽¹⁾	NVMOP2 ⁽¹⁾	NVMOP1 ⁽¹⁾	NVMOP0 ⁽¹⁾
bit 7							bit 0
Legend:		HC = Hardware	e Clearable bit	U = Unimpler	nented bit, rea	ad as '0'	
R = Readable	bit	W = Writable bi	t	SO = Settable	e Only bit		
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	WR: Write Co 1 = Initiates a 0 = Write cyc	ntrol bit (prograr a data EEPROM le is complete (c	n or erase) erase or write c leared automati	cycle (can be s ically by hardw	et but not clea are)	red in software	e)
bit 14	WREN: Write 1 = Enables a 0 = No operat	Enable bit (eras in erase or progr ion allowed (dev	e or program) am operation rice clears this b	oit on completic	on of the write/	erase operatio	n)
bit 13	bit 13 WRERR: Flash Error Flag bit 1 = A write operation is prematurely terminated (any MCLR or WDT Reset during programming operation) 0 = The write operation completed successfully.					programming	
bit 12	 bit 12 PGMONLY: Program Only Enable bit 1 = Write operation is executed without erasing target address(es) first 0 = Automatic erase-before-write; write operations are preceded automatically by an erase of target address(es) 						
bit 11-7	Unimplement	ted: Read as '0'					
bit 6	bit 6 ERASE: Erase Operation Select bit 1 = Performs an erase operation when WR is set 0 = Performs a write operation when WR is set						
bit 5-0 NVMOP[5:0]: Programming Operation Command Byte bits ⁽¹⁾ <u>Erase Operations (when ERASE bit is '1'):</u> 011010 = Erases eight words 011001 = Erases four words 011000 = Erases one word 0100xx = Erases entire data EEPROM <u>Programming Operations (when ERASE bit is '0'):</u> 0001xx = Writes one word							

REGISTER 6-1: NVMCON: NONVOLATILE MEMORY CONTROL REGISTER

Note 1: These NVMOPx configurations are unimplemented on PIC24F04KL10X and PIC24F08KL20X devices.

6.3 NVM Address Register

As with Flash program memory, the NVM Address Registers, NVMADRU and NVMADR, form the 24-bit Effective Address (EA) of the selected row or word for data EEPROM operations. The NVMADRU register is used to hold the upper 8 bits of the EA, while the NVMADR register is used to hold the lower 16 bits of the EA. These registers are not mapped into the Special Function Register (SFR) space; instead, they directly capture the EA[23:0] of the last Table Write instruction that has been executed and selects the data EEPROM row to erase. Figure 6-1 depicts the program memory EA that is formed for programming and erase operations.

Like program memory operations, the Least Significant bit (LSb) of NVMADR is restricted to even addresses. This is because any given address in the data EEPROM space consists of only the lower word of the program memory width; the upper word, including the uppermost "phantom byte", is unavailable. This means that the LSb of a data EEPROM address will always be '0'.

Similarly, the Most Significant bit (MSb) of NVMADRU is always '0', since all addresses lie in the user program space.

FIGURE 6-1: DATA EEPROM ADDRESSING WITH TBLPAG AND NVM ADDRESS REGISTERS



6.4 Data EEPROM Operations

The EEPROM block is accessed using Table Read and Table Write operations, similar to those used for program memory. The TBLWTH and TBLRDH instructions are not required for data EEPROM operations since the memory is only 16 bits wide (data on the lower address are valid only). The following programming operations can be performed on the data EEPROM:

- · Erase one, four or eight words
- Bulk erase the entire data EEPROM
- Write one word
- Read one word

The C30 C compiler includes library procedures to automatically perform the Table Read and Table Write operations, manage the Table Pointer and write buffers, and unlock and initiate memory write sequences. This eliminates the need to create assembler macros or time critical routines in C for each application.	Note:	Unexpected results will be obtained if the user attempts to read the EEPROM while a programming or erase operation is underway.
		The C30 C compiler includes library procedures to automatically perform the Table Read and Table Write operations, manage the Table Pointer and write buffers, and unlock and initiate memory write sequences. This eliminates the need to create assembler macros or time critical routines in C for each application.

The library procedures are used in the code examples detailed in the following sections. General descriptions of each process are provided for users who are not using the C30 compiler libraries.

6.4.1 ERASE DATA EEPROM

The data EEPROM can be fully erased, or can be partially erased, at three different sizes: one word, four words or eight words. The bits, NVMOP[1:0] (NVMCON[1:0]), decide the number of words to be erased. To erase partially from the data EEPROM, the following sequence must be followed:

- 1. Configure NVMCON to erase the required number of words: one, four or eight.
- 2. Load TBLPAG and WREG with the EEPROM address to be erased.
- 3. Clear the NVMIF status bit and enable the NVM interrupt (optional).
- 4. Write the key sequence to NVMKEY.
- 5. Set the WR bit to begin the erase cycle.
- 6. Either poll the WR bit or wait for the NVM interrupt (NVMIF is set).

EXAMPLE 6-2: SINGLE-WORD ERASE

A typical erase sequence is provided in Example 6-2. This example shows how to do a one-word erase. Similarly, a four-word erase and an eight-word erase can be done. This example uses C library procedures to manage the Table Pointer (builtin_tblpage and builtin_tbloffset) and the Erase Page Pointer (builtin_tblwt1). The memory unlock sequence (builtin_write_NVM) also sets the WR bit to initiate the operation and returns control when complete.

```
int __attribute__ ((space(eedata))) eeData = 0x1234; // Global variable located in EEPROM
   unsigned int offset;
    // Set up NVMCON to erase one word of data EEPROM
   NVMCON = 0 \times 4058;
   // Set up a pointer to the EEPROM location to be erased
   TBLPAG = __builtin_tblpage(&eeData);
                                                   // Initialize EE Data page pointer
   offset = __builtin_tbloffset(&eeData);
                                                     // Initizlize lower word of address
    __builtin_tblwtl(offset, 0);
                                                     // Write EEPROM data to write latch
   asm volatile ("disi #5");
                                                     // Disable Interrupts For 5 Instructions
    __builtin_write_NVM();
                                                     // Issue Unlock Sequence & Start Write Cycle
   while(NVMCONbits.WR=1);
                                                     // Optional: Poll WR bit to wait for
                                                     // write sequence to complete
```

6.4.1.1 Data EEPROM Bulk Erase

To erase the entire data EEPROM (bulk erase), the address registers do not need to be configured because this operation affects the entire data EEPROM. The following sequence helps in performing a bulk erase:

- 1. Configure NVMCON to Bulk Erase mode.
- 2. Clear the NVMIF status bit and enable the NVM interrupt (optional).
- 3. Write the key sequence to NVMKEY.
- 4. Set the WR bit to begin the erase cycle.
- 5. Either poll the WR bit or wait for the NVM interrupt (NVMIF is set).

A typical bulk erase sequence is provided in Example 6-3.

6.4.2 SINGLE-WORD WRITE

To write a single word in the data EEPROM, the following sequence must be followed:

- Erase one data EEPROM word (as mentioned in Section 6.4.1 "Erase Data EEPROM") if PGMONLY bit (NVMCON[12]) is set to '1'.
- 2. Write the data word into the data EEPROM latch.
- 3. Program the data word into the EEPROM:
 - Configure the NVMCON register to program one EEPROM word (NVMCON[5:0] = 0001xx).
 - Clear the NVMIF status bit and enable the NVM interrupt (optional).
 - Write the key sequence to NVMKEY.
 - Set the WR bit to begin the erase cycle.
 - Either poll the WR bit or wait for the NVM interrupt (NVMIF set).
 - To get cleared, wait until NVMIF is set.

A typical single-word write sequence is provided in Example 6-4.

EXAMPLE 6-3: DATA EEPROM BULK ERASE

// Set up NVMCON to bulk erase the data EEPROM NVMCON = 0×4050 ;

// Disable Interrupts For 5 Instructions
asm volatile ("disi #5");

// Issue Unlock Sequence and Start Erase Cycle
__builtin_write_NVM();

EXAMPLE 6-4: SINGLE-WORD WRITE TO DATA EEPROM

<pre>intattribute ((space(eedata))) eeData = 0x1234 int newData; unsigned int offset;</pre>	; // Global variable located in EEPROM // New data to write to EEPROM
<pre>// Set up NVMCON to erase one word of data EEPRON NVMCON = 0x4004;</pre>	Μ
<pre>// Set up a pointer to the EEPROM location to be TBLPAG =builtin_tblpage(&eeData); offset =builtin_tbloffset(&eeData);builtin_tblwtl(offset, newData);</pre>	erased // Initialize EE Data page pointer // Initizlize lower word of address // Write EEPROM data to write latch
<pre>asm volatile ("disi #5"); builtin_write_NVM(); while(NVMCONbits.WR=1);</pre>	<pre>// Disable Interrupts For 5 Instructions // Issue Unlock Sequence & Start Write Cycle // Optional: Poll WR bit to wait for // write sequence to complete</pre>

6.4.3 READING THE DATA EEPROM

To read a word from data EEPROM, the Table Read instruction is used. Since the EEPROM array is only 16 bits wide, only the TBLRDL instruction is needed. The read operation is performed by loading TBLPAG and WREG with the address of the EEPROM location followed by a TBLRDL instruction.

A typical read sequence using the Table Pointer management (builtin_tblpage and builtin_tbloffset) and Table Read (builtin_tblrdl) procedures from the C30 compiler library is provided in Example 6-5.

Program Space Visibility (PSV) can also be used to read locations in the data EEPROM.

EXAMPLE 6-5: READING THE DATA EEPROM USING THE TBLRD COMMAND

<pre>intattribute ((space(eedata))) eeData = 0x1234; int data;</pre>	// Global variable located in EEPROM // Data read from EEPROM
unsigned int offset;	//
// Set up a pointer to the EEPROM location to be	erased
<pre>TBLPAG =builtin_tblpage(&eeData);</pre>	// Initialize EE Data page pointer
offset =builtin_tbloffset(&eeData);	<pre>// Initizlize lower word of address</pre>
<pre>data =builtin_tblrdl(offset);</pre>	// Write EEPROM data to write latch

7.0 RESETS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on Resets, refer to "Reset with Programmable Brown-out Reset" (www.microchip.com/DS39728) in the "dsPIC33/PIC24 Family Reference Manual".

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- MCLR: Pin Reset
- SWR: RESET Instruction
- WDTR: Watchdog Timer Reset
- BOR: Brown-out Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Opcode Reset
- UWR: Uninitialized W Register Reset

A simplified block diagram of the Reset module is shown in Figure 7-1.

Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on a Power-on Reset (POR) and unchanged by all other Resets.

Note: Refer to the specific peripheral or CPU section of this manual for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 7-1). A POR will clear all bits except for the BOR and POR bits (RCON[1:0]) which are set. The user may set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software will not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer (WDT) and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value, after a device Reset, will be meaningful.

FIGURE 7-1: RESET SYSTEM BLOCK DIAGRAM



REGISTER 7-1:

RCON: RESET CONTROL REGISTER⁽¹⁾

R/W-0	R/W-0	R/W-0 ⁽³⁾	U-0	U-0	U-0	R/W-0	R/W-0
TRAPE	R IOPUWR	SBOREN	_	_	_	СМ	PMSLP
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR
bit 7							bit 0
Legend:							
R = Reada	able bit	W = Writable b	oit	U = Unimplen	nented bit, read	as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15	TRAPR: Trap	Reset Flag bit					
	1 = A Trap Co	onflict Reset has	occurred				
	0 = A Trap Co	onflict Reset has	s not occurred				
dit 14		egal Opcode or L	Jninitialized V	Access Reset	Flag bit	and W register	is used as an
	⊥ – An liega Address	Pointer and cau	sed a Reset	address mode	or an Uninitial	zed w register	is used as an
	0 = An illegal	l opcode or Unir	itialized W re	gister Reset ha	s not occurred		
bit 13	SBOREN: So	oftware Enable/D	Disable of BO	R bit ⁽³⁾			
	1 = BOR is tu	irned on in softw	are				
	0 = BOR is tu	Irned off in softw	are				
bit 12-10	Unimplemen	ted: Read as '0	,				
bit 9	CM: Configur	CM: Configuration Word Mismatch Reset Flag bit					
	1 = A Configu 0 = A Configu	uration Word Mis uration Word Mis	smatch Reset	has occurred has not occurre	ed		
bit 8	PMSLP: Proc	gram Memory Po	ower During S	leep bit			
	1 = Program memory bias voltage remains powered during Sleep						
	0 = Program memory bias voltage is powered down during Sleep						
bit 7	EXTR: Extern	nal Reset (MCLF	R) Pin bit				
	1 = A Master 0 = A Master	Clear (pin) Rese Clear (pin) Rese	et has occurre et has not occ	ed surred			
bit 6	SWR: Softwa	ire Reset (Instru	ction) Flag bit				
	1 = A reset	instruction has b	peen executed	b			
	0 = A reset	instruction has r	not been exec	uted			
bit 5	SWDTEN: So	oftware Enable/D	Disable of WD	T bit ⁽²⁾			
	1 = WDT is enabled 0 = WDT is disabled						
bit 4	WDTO: Watc	hdog Timer Time	e-out Flag bit				
	1 = WDT time-out has occurred						
	0 = WDT time	e-out has not oc	curred				
Note 1:	All of the Reset st	tatus bits may be	e set or cleare	d in software. S	etting one of th	ese bits in soft	ware does not
у.		Configuration bit	is '1' (upprogr	rammed) the M	/DT is always o	nahled regard	lless of the
٤.	SWDTEN bit sett	ing.		ammod, me v	10 1 13 always (nabica, regala	

3: The SBOREN bit is forced to '0' when disabled by the Configuration bits, BOREN[1:0] (FPOR[1:0]). When the Configuration bits are set to enable SBOREN, the default Reset state will be '1'.

REGISTER 7-1: RCON: RESET CONTROL REGISTER⁽¹⁾ (CONTINUED)

bit 3	SLEEP: Wake-up from Sleep Flag bit
	1 = Device has been in Sleep mode 0 = Device has not been in Sleep mode
bit 2	IDLE: Wake-up from Idle Flag bit
	1 = Device has been in Idle mode
	0 = Device has not been in Idle mode
bit 1	BOR: Brown-out Reset Flag bit
	 1 = A Brown-out Reset has occurred (the BOR is also set after a POR) 0 = A Brown-out Reset has not occurred
bit 0	POR: Power-on Reset Flag bit

- 1 = A Power-up Reset has occurred
- 0 = A Power-up Reset has not occurred
- **Note 1:** All of the Reset status bits may be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
 - **2:** If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.
 - **3:** The SBOREN bit is forced to '0' when disabled by the Configuration bits, BOREN[1:0] (FPOR[1:0]). When the Configuration bits are set to enable SBOREN, the default Reset state will be '1'.

Flag Bit	Setting Event	Clearing Event
TRAPR (RCON[15])	Trap Conflict Event	POR
IOPUWR (RCON[14])	Illegal Opcode or Uninitialized W Register Access	POR
CM (RCON[9])	Configuration Mismatch Reset	POR
EXTR (RCON[7])	MCLR Reset	POR
SWR (RCON[6])	RESET Instruction	POR
WDTO (RCON[4])	WDT Time-out	PWRSAV Instruction, POR
SLEEP (RCON[3])	PWRSAV #SLEEP Instruction	POR
IDLE (RCON[2])	PWRSAV #IDLE Instruction	POR
BOR (RCON[1])	POR, BOR	_
POR (RCON[0])	POR	

TABLE 7-1: RESET FLAG BIT OPERATION

Note: All Reset flag bits may be set or cleared by the user software.

7.1 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen, as shown in Table 7-2. If clock switching is disabled, the system clock source is always selected according to the Oscillator Configuration bits. For more information, see Section 9.0 "Oscillator Configuration".

TABLE 7-2: OSCILLATOR SELECTION vs. TYPE OF RESET (CLOCK SWITCHING ENABLED)

Reset Type	Clock Source Determinant
POR	FNOSCx Configuration bits
BOR	(FNOSC[10:8])
MCLR	COSCx Control bits
WDTO	(OSCCON[14:12])
SWR	

7.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 7-3. Note that the System Reset Signal, SYSRST, is released after the POR and PWRT delay times expire.

The time at which the device actually begins to execute code will also depend on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The FSCM delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

Reset Type	Clock Source	SYSRST Delay	System Clock Delay	Notes
POR ⁽⁶⁾	EC	TPOR + TPWRT		1, 2
	FRC, FRCDIV	TPOR + TPWRT	TFRC	1, 2, 3
	LPRC	TPOR + TPWRT	TLPRC	1, 2, 3
	ECPLL	TPOR + TPWRT	TLOCK	1, 2, 4
	FRCPLL	TPOR + TPWRT	TFRC + TLOCK	1, 2, 3, 4
	XT, HS, SOSC	TPOR+ TPWRT	Tost	1, 2, 5
	XTPLL, HSPLL	TPOR + TPWRT	Tost + Tlock	1, 2, 4, 5
BOR	EC	TPWRT	—	2
	FRC, FRCDIV	TPWRT	TFRC	2, 3
	LPRC	TPWRT	TLPRC	2, 3
	ECPLL	TPWRT	TLOCK	2, 4
	FRCPLL	TPWRT	TFRC + TLOCK	2, 3, 4
	XT, HS, SOSC	TPWRT	Tost	2, 5
	XTPLL, HSPLL	TPWRT	TFRC + TLOCK	2, 3, 4
All Others	Any Clock		_	None

TABLE 7-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

Note 1: TPOR = Power-on Reset delay.

2: TPWRT = 64 ms nominal if the Power-up Timer is enabled; otherwise, it is zero.

3: TFRC and TLPRC = RC oscillator start-up times.

4: TLOCK = PLL lock time.

5: TOST = Oscillator Start-up Timer (OST). A 10-bit counter waits 1024 oscillator periods before releasing the oscillator clock to the system.

6: If Two-Speed Start-up is enabled, regardless of the primary oscillator selected, the device starts with FRC, and in such cases, FRC start-up time is valid.

Note: For detailed operating frequency and timing specifications, see Section 26.0 "Electrical Characteristics".

7.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) will have a relatively long start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer (OST) has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

7.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it will begin to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device will automatically switch to the FRC oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine (TSR).

7.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the PIC24F CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of four registers. The Reset value for the Reset Control register, RCON, will depend on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, will depend on the type of Reset and the programmed values of the FNOSCx bits in the Flash Configuration Word (FOSCSEL); see Table 7-2. The RCFGCAL and NVMCON registers are only affected by a POR.

7.4 Brown-out Reset (BOR)

PIC24F16KL402 family devices implement a BOR circuit, which provides the user several configuration and power-saving options. The BOR is controlled by the BORV[1:0] and BOREN[1:0] Configuration bits (FPOR[6:5,1:0]). There are a total of four BOR configurations, which are provided in Table 7-3.

The BOR threshold is set by the BORV[1:0] bits. If BOR is enabled (any values of BOREN[1:0], except '00'), any drop of VDD below the set threshold point will reset the device. The chip will remain in BOR until VDD rises above the threshold.

If the Power-up Timer is enabled, it will be invoked after VDD rises above the threshold. Then, it will keep the chip in Reset for an additional time delay, TPWRT, if VDD drops below the threshold while the power-up timer is running. The chip goes back into a BOR and the Power-up Timer will be initialized. Once VDD rises above the threshold, the Power-up Timer will execute the additional time delay.

BOR and the Power-up Timer (PWRT) are independently configured. Enabling the BOR Reset does not automatically enable the PWRT.

7.4.1 LOW-POWER BOR (LPBOR)

The Low-Power BOR is an alternate setting for the BOR, designed to consume minimal power. In LPBOR mode, BORV[1:0] (FPOR[6:5]) = 00. The BOR trip point is approximately 2.0V. Due to the low current consumption, the accuracy of the LPBOR mode can vary. Unlike the other BOR modes, LPBOR mode will not cause a device Reset when VDD drops below the trip point. Instead, it re-arms the POR circuit to ensure that the device will reset properly in the event that VDD continues to drop below the minimum operating voltage. The device will continue to execute code when VDD is below the level of the LPBOR trip point. A device that requires falling edge BOR protection to prevent code from improperly executing should use one of the other BOR voltage settings.

7.4.2 SOFTWARE ENABLED BOR

When BOREN[1:0] = 01, the BOR can be enabled or disabled by the user in software. This is done with the control bit, SBOREN (RCON[13]). Setting SBOREN enables the BOR to function, as previously described. Clearing the SBOREN disables the BOR entirely. The SBOREN bit only operates in this mode; otherwise, it is read as '0'.

Placing BOR under software control gives the user the additional flexibility of tailoring the application to its environment without having to reprogram the device to change the BOR configuration. It also allows the user to tailor the incremental current that the BOR consumes. While the BOR current is typically very small, it may have some impact in low-power applications.

Note:	Even when the BOR is under software
	control, the BOR Reset voltage level is still
	set by the BORV[1:0] Configuration bits; it
	can not be changed in software.

7.4.3 DETECTING BOR

When BOR is enabled, the BOR bit (RCON[1]) is always reset to '1' on any BOR or POR event. This makes it difficult to determine if a BOR event has occurred just by reading the state of BOR alone. A more reliable method is to simultaneously check the state of both POR and BOR. This assumes that the POR and BOR bits are reset to '0' in the software, immediately after any POR event. If the BOR bit is '1' while POR is '0', it can be reliably assumed that a BOR event has occurred.

Note: Even when the device exits from Deep Sleep mode, both the POR and BOR are set.

7.4.4 DISABLING BOR IN SLEEP MODE

When BOREN[1:0] = 10, BOR remains under hardware control and operates as previously described. However, whenever the device enters Sleep mode, BOR is automatically disabled. When the device returns to any other operating mode, BOR is automatically re-enabled.

This mode allows for applications to recover from brown-out situations, while actively executing code when the device requires BOR protection the most. At the same time, it saves additional power in Sleep mode by eliminating the small incremental BOR current.

8.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Interrupt Controller, refer to "Interrupts" (www.microchip.com/DS70000600) in the "dsPIC33/PIC24 Family Reference Manual".

The PIC24F interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the CPU. It has the following features:

- Up to Eight Processor Exceptions and Software Traps
- Seven User-Selectable Priority Levels
- Interrupt Vector Table (IVT) with Up to 118 Vectors
- Unique Vector for Each Interrupt or Exception
 Source
- Fixed Priority within a Specified User Priority Level
- Alternate Interrupt Vector Table (AIVT) for Debug Support
- Fixed Interrupt Entry and Return Latencies

8.1 Interrupt Vector Table (IVT)

The IVT is shown in Figure 8-1. The IVT resides in the program memory, starting at location, 000004h. The IVT contains 126 vectors, consisting of eight non-maskable trap vectors, plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

PIC24F16KL402 family devices implement 32 non-maskable traps and unique interrupts; these are summarized in Table 8-1 and Table 8-2.

8.1.1 ALTERNATE INTERRUPT VECTOR TABLE (AIVT)

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 8-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2[15]). If the ALTIVT bit is set, all interrupt and exception processes will use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports emulation and debugging efforts by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

8.2 Reset Sequence

A device Reset is not a true exception, because the interrupt controller is not involved in the Reset process. The PIC24F devices clear their registers in response to a Reset, which forces the Program Counter (PC) to zero. The microcontroller then begins program execution at location, 000000h. The user programs a GOTO instruction at the Reset address, which redirects the program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

FIGURE 8-1: PIC24F INTERRUPT VECTOR TABLE

	Deast COTO Instruction] 000000h	
	Reset GOTO Instruction	0000000	
	Reset – GOTO Address	0000020	
		000004h	
	Oscillator Fall Trap Vector		
	Address Error Trap Vector		
	Stack Error Trap Vector		
	Math Error Trap Vector		
	Reserved		
	Reserved		
	Reserved		
	Interrupt Vector 0	000014h	
	Interrupt Vector 1		
	—		
	Interrupt Vector 52	00007Ch	
tζ	Interrupt Vector 53	00007Eh	
iori	Interrupt Vector 54	000080h	
L L	—		
der	—		
ŏ	—		
ra	Interrupt Vector 116	0000FCh	
atu	Interrupt Vector 117	0000FEh	
Ž	Reserved	000100h	
sinc	Reserved	000102h	
eas	Reserved		
ecr	Oscillator Fail Trap Vector		
ă	Address Error Trap Vector		
	Stack Error Trap Vector		
	Math Error Trap Vector		-
	Reserved		
	Reserved		
	Reserved		
	Interrupt Vector 0	000114h	
	Interrupt Vector 1	-	(4)
	—	-	Alternate Interrupt Vector Table (AIVT) ⁽¹⁾
	—	-	
		0001705	
	Interrupt Vector 52	00017Ch	
	Interrupt Vector 53	00017EN	
		0001800	
		-	
¥		-	
v	Interrupt Vector 116	-	
	Interrupt Vector 117	0001EEb	
	Start of Code	0001FEI	
		10002000	
Note	1: See Table 8-2 for the interrupt vector	r list.	

Vector Number	IVT Address	AIVT Address	Trap Source
0	000004h	000104h	Reserved
1	000006h	000106h	Oscillator Failure
2	000008h	000108h	Address Error
3	00000Ah	00010Ah	Stack Error
4	00000Ch	00010Ch	Math Error
5	00000Eh	00010Eh	Reserved
6	000010h	000110h	Reserved
7	000012h	000112h	Reserved

TABLE 8-1: TRAP VECTOR DETAILS

TABLE 8-2: IMPLEMENTED INTERRUPT VECTORS

	MPLAB [®] XC16 ISR	Vector	IRQ #	IVT Address	AIVT Address	Interrupt Bit Locations		
Interrupt Description	Name	#				Flag	Enable	Priority
External Interrupt 0	_INT0Interrupt	8	0	000014h	000114h	IFS0[0]	IEC0[0]	IPC0[2:0]
CCP1/ECCP1	_CCP1Interrupt	10	2	000018h	000118h	IFS0[2]	IEC0[2]	IPC0[10:8]
Timer1	_T1Interrupt	11	3	00001Ah	00011Ah	IFS0[3]	IEC0[3]	IPC0[14:12]
CCP2	_CCP2Interrupt	14	6	000020h	000120h	IFS0[6]	IEC0[6]	IPC1[10:8]
Timer2	_T2Interrupt	15	7	000022h	000122h	IFS0[7]	IEC0[7]	IPC1[14:12]
Timer3	_T3Interrupt	16	8	000024h	000124h	IFS0[8]	IEC0[8]	IPC2[2:0]
UART1 Receiver	_U1RXInterrupt	19	11	00002Ah	00012Ah	IFS0[11]	IEC0[11]	IPC2[14:12]
UART1 Transmitter	_U1TXInterrupt	20	12	00002Ch	00012Ch	IFS0[12]	IEC0[12]	IPC3[2:0]
ADC1 Conversion Done	_ADC1Interrupt	21	13	00002Eh	00012Eh	IFS0[13]	IEC0[13]	IPC3[6:4]
NVM (NVM Write Complete)	_NVMWriteInterrupt	23	15	000032h	000132h	IFS0[15]	IEC0[15]	IPC3[14:12]
MSSP1 SPI or I ² C Event	_MSSP1Interrupt	24	16	000034h	000134h	IFS1[0]	IEC1[0]	IPC4[2:0]
MSSP1 Bus Collision Event	_MSSP1BCInterrupt	25	17	000036h	000136h	IFS1[1]	IEC1[1]	IPC4[6:4]
Comparator Event	_CompInterrupt	26	18	000038h	000138h	IFS1[2]	IEC1[2]	IPC4[10:8]
Input Change Notification	_CNInterrupt	27	19	00003Ah	00013Ah	IFS1[3]	IEC1[3]	IPC4[14:12]
External Interrupt 1	_INT1Interrupt	28	20	00003Ch	00013Ch	IFS1[4]	IEC1[4]	IPC5[2:0]
CCP3	_CCP3Interrupt	33	25	000046h	000146h	IFS1[9]	IEC1[9]	IPC6[6:4]
Timer4	_T4Interrupt	35	27	00004Ah	00014Ah	IFS1[11]	IEC1[11]	IPC6[14:12]
External Interrupt 2	_INT2Interrupt	37	29	00004Eh	00014Eh	IFS1[13]	IEC1[13]	IPC7[6:4]
UART2 Receiver	_U2RXInterrupt	38	30	000050h	000150h	IFS1[14]	IEC1[14]	IPC7[10:8]
UART2 Transmitter	_U2TXInterrupt	39	31	000052h	000152h	IFS1[15]	IEC1[15]	IPC7[14:12]
Timer3 Gate External Count	_T3GIInterrupt	45	37	00005Eh	00015Eh	IFS2[5]	IEC2[5]	IPC9[6:4]
MSSP2 SPI or I ² C Event	_MSSP2Interrupt	57	49	000076h	000176h	IFS3[1]	IEC3[1]	IPC12[6:4]
MSSP2 Bus Collision Event	_MSSP2BCInterrupt	58	50	000078h	000178h	IFS3[2]	IEC3[2]	IPC12[10:8]
UART1 Error	_U1ErrInterrupt	73	65	000096h	000196h	IFS4[1]	IEC4[1]	IPC16[6:4]
UART2 Error	_U2ErrInterrupt	74	66	000098h	000198h	IFS4[2]	IEC4[2]	IPC16[10:8]
HLVD (High/Low-Voltage Detect)	_HLVDInterrupt	80	72	0000A4h	0001A4h	IFS4[8]	IEC4[8]	IPC18[2:0]
ULPW (Ultra Low-Power Wake-up)	_ULPWUInterrupt	88	80	0000B4h	0001B4h	IFS5[0]	IEC5[0]	IPC20[2:0]

8.3 Interrupt Control and Status Registers

Depending on the particular device, the PIC24F16KL402 family of devices implements up to 28 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS5
- IEC0 through IEC5
- IPC0 through IPC7, ICP9, IPC12, ICP16, ICP18 and IPC20
- INTTREG

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit, as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the AIV table.

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal, and is cleared via software.

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

The IPCx registers are used to set the Interrupt Priority Level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels. The INTTREG register contains the associated interrupt vector number and the new CPU Interrupt Priority Level, which are latched into the Vector Number (VECNUM[6:0]) and the Interrupt Level (ILR[3:0]) bit fields in the INTTREG register. The new Interrupt Priority Level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence listed in Table 8-2. For example, the INT0 (External Interrupt 0) is depicted as having a vector number and a natural order priority of 0. The INT0IF status bit is found in IFS0[0], the INT0IE enable bit in IEC0[0] and the INT0IP[2:0] priority bits are in the first position of IPC0 (IPC0[2:0]).

Although they are not specifically part of the interrupt control hardware, two of the CPU control registers contain bits that control interrupt functionality. The ALU STATUS Register (SR) contains the IPL[2:0] bits (SR[7:5]). These indicate the current CPU Interrupt Priority Level. The user may change the current CPU priority level by writing to the IPL bits.

The CORCON register contains the IPL3 bit, which together with the IPL[2:0] bits, also indicates the current CPU priority level. IPL3 is a read-only bit so that the trap events cannot be masked by the user's software.

All interrupt registers are described in Register 8-3 through Register 8-30, in the following sections.

REGISTER 8-1: SR: ALU STATUS REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0		
	—	—	_	—	—	—	DC ⁽¹⁾		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0		
IPL2 ^(2,3)	IPL1 ^(2,3)	IPL0 ^(2,3)	RA ⁽¹⁾	N ⁽¹⁾	OV ⁽¹⁾	Z ⁽¹⁾	C ⁽¹⁾		
bit 7							bit 0		
-									
Legend:									
R = Readabl	e bit	W = Writable k	bit	U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown			
-									
bit 15-9	Unimplemer	nted: Read as '0	,						
bit 7-5	IPL[2:0]: CP	U Interrupt Prior	ity Level Statu	s bits ^(2,3)					
	111 = CPU Interrupt Priority Level is 7 (15): user interrupts disabled								
	110 = CPU Interrupt Priority Level is 6 (14)								
	101 = CPU Interrupt Priority Level is 5 (13)								
	100 = CPU li	nterrupt Priority	Level is 4 (12)						
	011 = CPU li	nterrupt Priority	Level is 3 (11)						
	010 = CPU Interrupt Priority Level is 2 (10)								

- 001 = CPU Interrupt Priority Level is 2 (10)
- 000 = CPU Interrupt Priority Level is 0 (8)
- **Note 1:** See Register 3-1 for the description of these bits, which are not dedicated to interrupt control functions.
 - 2: The IPL bits are concatenated with the IPL3 bit (CORCON[3]) to form the CPU Interrupt Priority Level. The value in parentheses indicates the Interrupt Priority Level if IPL3 = 1.
 - **3:** The IPL Status bits are read-only when NSTDIS (INTCON1[15]) = 1.

Note: Bit 8 and bits 4 through 0 are described in Section 3.0 "CPU".

REGISTER 8-2: CORCON: CPU CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—	—	—		—	—	—	—		
bit 15							bit 8		
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0		
—	—	—	—	IPL3 ⁽²⁾	PSV ⁽¹⁾	—	—		
bit 7						•	bit 0		
Legend: C = Clearable bit									
R = Readable	e bit	W = Writable I	oit	U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			iown		
bit 15-4	Unimplemen	ted: Read as 'o)'						
bit 3	IPL3: CPU Int	terrupt Priority I	_evel Status bit	(<mark>2</mark>)					
	1 = CPU Interrupt Priority Level is greater than 7								
	0 = CPU Interrupt Priority Level is 7 or less								
bit 1-0 Unimplemented: Read as '0'									
Note 1: See Register 3-2 for the description of this bit, which is not dedicated to interrupt control functions.									

2: The IPL3 bit is concatenated with the IPL[2:0] bits (SR[7:5]) to form the CPU Interrupt Priority Level.

Note: Bit 2 is described in Section 3.0 "CPU".

REGISTER 8-3: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	U-0						
NSTDIS	—	—	—	—			—
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
—	—	—	MATHERR	ADDRERR	STKERR	OSCFAIL	—
bit 7							bit 0

Legend:				
R = Readable bit		W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at I	POR	'1' = Bit is set	tit is set '0' = Bit is cleared x	
bit 15 bit 14-5	NSTDIS: Inter 1 = Interrupt r 0 = Interrupt r Unimplement	rrupt Nesting Disable bit nesting is disabled nesting is enabled ted: Read as '0'		

bit 4	MATHERR: Arithmetic Error Trap Status bit
	1 = Overflow trap has occurred
	0 = Overflow trap has not occurred
bit 3	ADDRERR: Address Error Trap Status bit
	1 = Address error trap has occurred
	0 = Address error trap has not occurred
bit 2	STKERR: Stack Error Trap Status bit
	1 = Stack error trap has occurred
	0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	1 = Oscillator failure trap has occurred
	0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

R/W-0	HSC/R-0	U-0	U-0	U-0	U-0	U-0	U-0			
ALTIVT	DISI	—	—	—		—	—			
bit 15	-			·			bit 8			
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
_					INT2EP	INT1EP	INT0EP			
bit 7							bit 0			
Legend:		HSC = Hardw	are Settable/C	learable bit						
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown				
bit 15	ALTIVT: Enab	ole Alternate Inf	terrupt Vector 7	Table bit						
	1 = Uses Alte	rnate Interrupt	Vector Table							
	0 = Uses stan	idard (default)	vector table							
bit 14	DISI: DISI In	struction Status	s bit							
	1 = DISI inst	ruction is active	e ctive							
hit 13-3		ted: Read as '(n'							
bit 2		real Interrupt 2	Edge Detect	Palarity Salact k	ait					
DIL Z	1 - Interrupt c	n negative edu		Select i	JIL					
	0 = Interrupt of	on positive edge	e							
bit 1	INT1EP: Exte	rnal Interrupt 1	Edge Detect F	Polarity Select b	oit					
	1 = Interrupt o	1 = Interrupt on negative edge								
	0 = Interrupt o	on positive edge	e							
bit 0	INT0EP: Exte	rnal Interrupt 0	Edge Detect F	Polarity Select b	bit					
	1 = Interrupt o	on negative edg	ge							
	0 = Interrupt c	on positive edge	e							

REGISTER 8-4: INTCON2: INTERRUPT CONTROL REGISTER 2
REGISTER 8-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0
NVMIF	—	AD1IF	U1TXIF	U1RXIF	_	—	T3IF
bit 15							bit 8
	-			-			-
R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0
121F	CCP2IF	_	_	I 11F	CCP1IF	_	
Dit /							Dit U
Legend:							
R = Readable	e hit	W = Writable	hit	LI = LInimplen	nented hit read	las 'N'	
-n = Value at	POR	'1' = Bit is set	bit	$0^{\circ} = \text{Bit is clear}$	ared	x = Bit is unkr	nown
		1 – Dit 13 30t					Iowii
bit 15	NVMIF: NVM	Interrupt Flag	Status bit				
-	1 = Interrupt r	equest has occ	curred				
	0 = Interrupt r	equest has not	occurred				
bit 14	Unimplemen	ted: Read as ')'				
bit 13	AD1IF: A/D C	onversion Com	nplete Interrup	t Flag Status bil	t		
	1 = Interrupt r	equest has occ	curred				
hit 10		equest has hot		Status bit			
DIL 12	1 = Interrupt r	request has occ	urred	Status bit			
	0 = Interrupt r	equest has not	occurred				
bit 11	U1RXIF: UAF	RT1 Receiver In	iterrupt Flag S	tatus bit			
	1 = Interrupt r	equest has occ	curred				
	0 = Interrupt r	equest has not	occurred				
bit 10-9	Unimplemen	ted: Read as ')'				
bit 8	T3IF: Timer3	Interrupt Flag S	Status bit				
	1 = Interrupt r	equest has occ	occurred				
bit 7	T2IF· Timer2	Interrunt Flag S	Status bit				
	1 = Interrupt r	equest has occ	curred				
	0 = Interrupt r	equest has not	occurred				
bit 6	CCP2IF: Cap	ture/Compare/I	PWM2 Interrup	ot Flag Status b	it		
	1 = Interrupt r	equest has occ	curred				
h:+ F 4	0 = Interrupt r	equest has not	occurred				
DIL 3-4		teo: Read as () Natus hit				
DIL 3		rinterrupt Flag a	Surred				
	0 = Interrupt r	equest has not	occurred				
bit 2	CCP1IF: Cap	ture/Compare/I	PWM1 Interrup	ot Flag Status b	it (ECCP1 on P	IC24FXXKL40)X devices)
	1 = Interrupt r	equest has occ	urred	C C			,
	0 = Interrupt r	equest has not	occurred				
bit 1	Unimplemen	ted: Read as ')'				
bit 0	INTOIF: Exter	nal Interrupt 0	Flag Status bit				
	1 = Interrupt r 0 = Interrupt r	equest has occ equest has not	occurred				

R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	U-0
U2TXIF ⁽	U2RXIF ⁽¹⁾	INT2IF	—	T4IF ⁽¹⁾	—	CCP3IF ⁽¹⁾	
bit 15							bit 8
			DAVA	DMU 0	DAMA		DALO
0-0	0-0	0-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	—	INTIF	CNIF	CMIF	BCL1IF	SSP1IF
DIL 7							DILU
l egend:							
R = Reada	able bit	W = Writable I	oit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own
	-						
bit 15	U2TXIF: UAR	RT2 Transmitter	Interrupt Flag	Status bit ⁽¹⁾			
	1 = Interrupt r	equest has occ	urred				
	0 = Interrupt r	equest has not	occurred				
bit 14	U2RXIF: UAF	RT2 Receiver In	terrupt Flag S	tatus bit ⁽¹⁾			
	1 = Interrupt r	request has occ	urred				
L:10		request has not	occurred				
DIL 13	1 = Interrupt r	nai menupi 2 i	-lag Status Dit				
	0 = Interrupt r	request has not	occurred				
bit 12	Unimplemen	ted: Read as '0)'				
bit 11	T4IF: Timer4	Interrupt Flag S	Status bit ⁽¹⁾				
	1 = Interrupt r	request has occ	urred				
	0 = Interrupt r	request has not	occurred				
bit 10	Unimplemen	ted: Read as '0)'				
bit 9	CCP3IF: Cap	ture/Compare/F	PWM3 Interrup	ot Flag Status b	it ⁽¹⁾		
	1 = Interrupt r	request has occ	curred				
hit 8-5		ted. Bead as '(occurred				
bit 4	INT1IF: Exter	nal Interrunt 1	, Flad Status hit				
	1 = Interrupt r	request has occ	urred				
	0 = Interrupt r	request has not	occurred				
bit 3	CNIF: Input C	hange Notificat	tion Interrupt F	lag Status bit			
	1 = Interrupt r	request has occ	urred				
	0 = Interrupt r	equest has not	occurred				
bit 2	CMIF: Compa	arator Interrupt	Flag Status bit	<u>i</u>			
	1 = Interrupt r	request has occ	occurred				
bit 1	BCI 1IF: MSS	SP1 I ² C Bus Co	Illision Interrur	t Flag Status bi	t		
	1 = Interrupt r	request has occ	urred				
	0 = Interrupt r	request has not	occurred				
bit 0	SSP1IF: MSS	SP1 SPI/I ² C Eve	ent Interrupt F	lag Status bit			
	1 = Interrupt r	request has occ	urred				
	0 = Interrupt r	request has not	occurred				
Note 1:	These bits are un	implemented or	n PIC24FXXK	L10X and PIC2	4FXXKL20X d	levices.	

REGISTER 8-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

REGISTER 8-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	T3GIF	—	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6	Unimplemented: Read as '0'
bit 5	T3GIF: Timer3 External Gate Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred
bit 4-0	Unimplemented: Read as '0'

REGISTER 8-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0
—	—	—	—	—	BCL2IF ⁽¹⁾	SSP2IF ⁽¹⁾	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

- bit 2 BCL2IF: MSSP2 I²C Bus Collision Interrupt Flag Status bit⁽¹⁾ 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 1 SSP2IF: MSSP2 SPI/I²C Event Interrupt Flag Status bit⁽¹⁾ 1 = Interrupt request has occurred 0 = Interrupt request has not occurred bit 0 Unimplemented: Road as 'o'
- bit 0 Unimplemented: Read as '0'
- Note 1: These bits are unimplemented on PIC24FXXKL10X and PIC24FXXKL20X devices.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
	_	—	—	—	_		HLVDIF
bit 15					-		bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0
_		—	—	—	U2ERIF ⁽¹⁾	U1ERIF	_
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplen	nented bit, read	U-0 R/W-0 — HLVDIF bit 8 R/W-0 U-0 U1ERIF — bit 0 as '0' x = Bit is unknown		
-n = Value a	at POR	'1' = Bit is set	t	'0' = Bit is cleared x = Bit is unknown			nown
bit 15-9	Unimpleme	nted: Read as '	0'				
bit 8	HLVDIF: Hig	h/Low-Voltage	Detect Interrup	t Flag Status bi	t		
	1 = Interrupt	request has oc	curred				
	0 = Interrupt	request has no	t occurred				
bit 7-3	Unimpleme	nted: Read as '	0'				
bit 2	U2ERIF: UA	RT2 Error Inter	rupt Flag Statu	s bit ⁽¹⁾			
	1 = Interrupt request has occurred						
	0 = Interrupt	request has no	t occurred				
bit 1	U1ERIF: UA	RT1 Error Inter	rupt Flag Statu	s bit			
	1 = Interrupt	request has oc	curred				
	0 = Interrupt	request has no	t occurred				
bit 0	Unimpleme	nted: Read as '	0'				

REGISTER 8-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

Note 1: This bit is unimplemented on PIC24FXXKL10X and PIC24FXXKL20X devices.

REGISTER 8-10: IFS5: INTERRUPT FLAG STATUS REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—		—			_	
bit 15 bit 8								
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	
—	—	—	—	—			ULPWUIF	
bit 7							bit 0	
Legend:								
R = Readable	R = Readable bit W = Writable bit			U = Unimplem	ented bit, read	as '0'		
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x =		x = Bit is unkr	iown					

bit 15-1 Unimplemented: Read as '0'

bit 0 ULPWUIF: Ultra Low-Power Wake-up Interrupt Flag Status bit

1 = Interrupt request has occurred

0 = Interrupt request has not occurred

REGISTER	8-11: IEC0:	INTERRUPT	ENABLE CO		GISTER 0					
R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0			
NVMIE	_	AD1IE	U1TXIE	U1RXIE	_	_	T3IE			
bit 15				•			bit 8			
										
R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0	R/W-0			
T2IE	CCP2IE			T1IE	CCP1IE		INTOIE			
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable b	it	U = Unimplem	nented bit, read	l as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15	NVMIE: NVM	Interrupt Enable	e bit							
	1 = Interrupt r	1 = Interrupt request is enabled								
	0 = Interrupt r	equest is not er	abled							
bit 14	Unimplement	ted: Read as '0	, 							
bit 13	AD1IE: A/D C	onversion Com	plete Interrupt	Enable bit						
	$\perp = \text{Interrupt r}$	equest is enable	eu Jabled							
bit 12	U1TXIE: UAR	T1 Transmitter	Interrupt Enab	le bit						
	1 = Interrupt r	equest is enable	ed							
	0 = Interrupt r	equest is not er	abled							
bit 11	U1RXIE: UAR	RT1 Receiver Int	errupt Enable	bit						
	1 = Interrupt request is enabled									
	0 = Interrupt r	equest is not en	abled							
DIT 10-9		led: Read as 0	. L.:							
DIT 8	1 - Interrupt r	Interrupt Enable								
	0 = Interrupt r	\perp = Interrupt request is enabled 0 = Interrupt request is not enabled								
bit 7	T2IE: Timer2	Interrupt Enable	e bit							
	1 = Interrupt r	equest is enable	ed							
	0 = Interrupt r	equest is not er	abled							
bit 6	CCP2IE: Capt	ture/Compare/P	WM2 Interrup	t Enable bit						
	1 = Interrupt r	equest is enable	ed Jabled							
bit 5-4		ted: Read as '0	,							
bit 3	T1IE: Timer1	Interrupt Enable	e bit							
	1 = Interrupt r	equest is enable	ed							
	0 = Interrupt r	equest is not er	abled							
bit 2	CCP1IE: Cap	ture/Compare/P	WM1 Interrup	t Enable bit						
	1 = Interrupt r	equest is enable	ed							
L:1. 4		equest is not en	abled							
			'nabla kit							
DILU	1 = Interrupt r	nai interrupt 0 E equest is enable								
	0 = Interrupt r	equest is not er	abled							

R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	U-0	
U2TXIE ⁽¹⁾	U2RXIE ⁽¹⁾	INT2IE	—	T4IE ⁽¹⁾	—	CCP3IE ⁽¹⁾	—	
bit 15							bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	—		INT1IE	CNIE	CMIE	BCL1IE	SSP1IE	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable b	pit	U = Unimplem	nented bit, rea	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	wn	
bit 15	U2TXIE: UAR	RT2 Transmitter	Interrupt Enal	ble bit ⁽¹⁾				
	1 = Interrupt r	equest is enabl	ed					
	0 = Interrupt r	equest is not er	nabled					
bit 14	U2RXIE: UAF	RT2 Receiver In	terrupt Enable	e bit ⁽¹⁾				
	1 = Interrupt r	equest is enabl	ed					
		equest is not er						
DIT 13	INIZIE: Exter	nal Interrupt 2 E	nable bit					
	1 = Interrupt r 0 = Interrupt r	equest is enabl	ed nabled					
bit 12	Unimplement	ted: Read as '0	,					
bit 11	T4IE: Timer4	Interrupt Enable	e bit ⁽¹⁾					
	1 = Interrupt r	equest is enabl	ed					
	0 = Interrupt r	equest is not er	nabled					
bit 10	Unimplement	ted: Read as '0	,					
bit 9	CCP3IE: Cap	ture/Compare/F	WM3 Interrup	ot Enable bit ⁽¹⁾				
	1 = Interrupt r	equest is enabl	ed					
	0 = Interrupt r	equest is not er	nabled					
DIT 8-5	Unimplement	ted: Read as '0						
dit 4	IN I 1IE: Exter	nal Interrupt 1 E	nable bit					
	\perp = interrupt r	equest is enable	ea habled					
hit 3		Change Notificat	ion Interrunt F	-nahle hit				
DIL U	1 = Interrupt r	request is enable	ed					
	0 = Interrupt r	equest is not er	nabled					
bit 2	CMIE: Compa	arator Interrupt I	Enable bit					
	1 = Interrupt r	equest is enabl	ed					
	0 = Interrupt r	equest is not er	nabled					
bit 1	BCL1IE: MSS	SP1 I ² C Bus Co	Ilision Interrup	ot Enable bit				
	1 = Interrupt r	equest is enable	ed vabled					
hit 0				nahla hit				
U JIQ								
	1 = 1 merrupt r 0 = Interrupt r	equest is enable request is not er	eu nabled					
N. (

REGISTER 8-12: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

Note 1: These bits are unimplemented on PIC24FXXKL10X and PIC24FXXKL20X devices.

REGISTER 8-13: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	_	_	—	—
bit 15							bit 8
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_	—	T3GIE		—	—	_	—
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-6	Unimplemented: Read as '0'
bit 5	T3GIF: Timer3 External Gate Interrupt Enable bit
	1 = Interrupt request is enabled
	0 = Interrupt request is not enabled
bit 4-0	Unimplemented: Read as '0'

REGISTER 8-14: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—		—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0
—	—	—	—	—	BCL2IE ⁽¹⁾	SSP2IE ⁽¹⁾	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

- bit 2 BCL2IE: MSSP2 I²C Bus Collision Interrupt Enable bit⁽¹⁾ 1 = Interrupt request is enabled 0 = Interrupt request is not enabled bit 1 SSP2IF: MSSP2 SPI/I²C Event Interrupt Enable bit⁽¹⁾ 1 = Interrupt request is enabled
 - 0 =Interrupt request is not enabled
- bit 0 Unimplemented: Read as '0'
- Note 1: These bits are unimplemented on PIC24FXXKL10X and PIC24FXXKL20X devices.

REGISTER 8-15: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	
	—	_	_	_		—	HLVDIE	
bit 15				·		•	bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0	
	—	_	_	—	U2ERIE ⁽¹⁾	U1ERIE	—	
bit 7	-						bit 0	
Legend:								
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	
bit 15-9	Unimplemen	ted: Read as '	כי					
bit 8	HLVDIE: High	n/Low-Voltage [Detect Interrup	t Enable bit				
	1 = Interrupt r	request is enab	led					
	0 = Interrupt r	request is not e	nabled					
bit 7-3	Unimplemen	ted: Read as '	כ'					
bit 2	U2ERIE: UAF	RT2 Error Interr	upt Enable bit	(1)				
	1 = Interrupt request is enabled							
	0 = Interrupt request is not enabled							
bit 1	U1ERIE: UAF	RT1 Error Interr	upt Enable bit					
	1 = Interrupt r	request is enab	led					
	0 = Interrupt r	request is not e	nabled					
bit 0	Unimplemen	ted: Read as '	כ'					

Note 1: This bit is unimplemented on PIC24FXXKL10X and PIC24FXXKL20X devices.

REGISTER 8-16: IEC5: INTERRUPT ENABLE CONTROL REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—	—	—	—	—	—	—	—			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0			
_	—	—	—	—	—	—	ULPWUIE			
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'						
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown					
bit 15-1	bit 15-1 Unimplemented: Read as '0'									
bit 0	bit 0 ULPWUIE: Ultra Low-Power Wake-up Interrupt Enable Bit									

1 = Interrupt request is enabled

0 = Interrupt request is not enabled

REGISTER 8-17: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
—	T1IP2	T1IP1	T1IP0	_	CCP1IP2	CCP1IP1	CCP1IP0				
bit 15							bit 8				
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0				
_	_	—		_	INT0IP2	INT0IP1	INT0IP0				
bit 7	bit										
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15	Unimplemen	Unimplemented: Read as '0'									
bit 14-12	T1IP[2:0]: Tir	T1IP[2:0]: Timer1 Interrupt Priority bits									
	111 = Interrupt is Priority 7 (highest priority interrupt)										
	•										
	•										
	001 = Interru	pt is Priority 1									
	000 = Interru	pt source is dis	abled								
bit 11	Unimplemen	ted: Read as 'o	כ'								
bit 10-8	CCP1IP[2:0]:	Capture/Comp	oare/PWM1 Int	errupt Priority b	oits						
	111 = Interru	pt is Priority 7 (l	highest priority	[,] interrupt)							
	•										
	•										
	001 = Interru	pt is Priority 1									
	000 = Interru	pt source is disa	abled								
bit 7-3	Unimplemen	ted: Read as 'o	כי								
bit 2-0	INT0IP[2:0]:	External Interru	pt 0 Priority bit	ts							
	111 = Interru	pt is Priority 7 (l	highest priority	r interrupt)							
	•										
	•										
	001 = Interru	pt is Priority 1									
	000 = Interru	pt source is dis	abled								

U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-1 — T2IP2 T2IP1 T2IP0 — CCP2IP2 CCP2I bit 15 — — — CCP2IP2 CCP2I bit 15 — — — — — — Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is bit 15 Unimplemented: Read as '0' bit 14-12 T2IP[2:0]: Timer2 Interrupt Priority bits 111 = Interrupt is Priority 1 000 = Interrupt source is disabled . . 001 = Interrupt is Priority 7 (highest priority interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) <											
- T2IP2 T2IP1 T2IP0 - CCP2IP2 CCP2I bit 15 U-0 U-0 U-0 U-0 U-0 U-0 U-0 - - - - - - - bit 7 - - - - - - - Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - <td>U-0</td> <td>R/W-1</td> <td>R/W-0</td> <td>R/W-0</td> <td>U-0</td> <td>R/W-1</td> <td>R/W-0</td> <td>R/W-0</td>	U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
bit 15 U-0 U-0 U-0 U-0 U-0 U-0	_	T2IP2	T2IP1	T2IP0	_	CCP2IP2	CCP2IP1	CCP2IP0			
U-0 U-0 U-0 U-0 U-0 U-0 it 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is bit 15 Unimplemented: Read as '0' bit 14-12 T2IP[2:0]: Timer2 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • 001 = Interrupt source is disabled bit 10-8 CCP2IP[2:0]: Capture/Compare/PWM2 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) •	bit 15							bit 8			
U-0 U-0 U-0 U-0 U-0 U-0											
- -	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' .n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is bit 15 Unimplemented: Read as '0' bit 14-12 T2IP[2:0]: Timer2 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • 001 = Interrupt source is disabled bit 10-8 CCP2IP[2:0]: Capture/Compare/PWM2 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) •		—	—	—	—	—	—	—			
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' .n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is bit 15 Unimplemented: Read as '0' bit 14-12 T2IP[2:0]: Timer2 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 10-8 CCP2IP[2:0]: Capture/Compare/PWM2 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) •	bit 7							bit 0			
Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is bit 15 Unimplemented: Read as '0' bit 14-12 T2IP[2:0]: Timer2 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • • • • • • • • • • •											
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is bit 15 Unimplemented: Read as '0' bit 14-12 T2IP[2:0]: Timer2 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' bit 10-8 CCP2IP[2:0]: Capture/Compare/PWM2 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • 001 = Interrupt is Priority 7 (highest priority interrupt) • • 001 = Interrupt is Priority 1 001 = Interrupt is Priority 1 001 = Interrupt source is disabled bit 7-0 Unimplemented: Read as '0'	Legend:										
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is bit 15 Unimplemented: Read as '0' bit 14-12 T2IP[2:0]: Timer2 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) •	R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'				
bit 15 Unimplemented: Read as '0' bit 14-12 T2IP[2:0]: Timer2 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • • • • • • • • • • •	-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
 bit 15 Unimplemented: Read as '0' bit 14-12 T2IP[2:0]: Timer2 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) . . .001 = Interrupt is Priority 1 .000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' bit 10-8 CCP2IP[2:0]: Capture/Compare/PWM2 Interrupt Priority bits .111 = Interrupt is Priority 7 (highest priority interrupt) . .											
bit 14-12 T2IP[2:0]: Timer2 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • • • • • • • • • • •	bit 15	Unimplemented: Read as '0'									
<pre>111 = Interrupt is Priority 7 (highest priority interrupt) </pre>	bit 14-12	T2IP[2:0]: Tir	mer2 Interrupt F	Priority bits							
 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' bit 10-8 CCP2IP[2:0]: Capture/Compare/PWM2 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) . .<!--</td--><td></td><td>111 = Interru</td><td>pt is Priority 7(</td><td>highest priority</td><td>/ interrupt)</td><td></td><td></td><td></td>		111 = Interru	pt is Priority 7(highest priority	/ interrupt)						
 oo1 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' bit 10-8 CCP2IP[2:0]: Capture/Compare/PWM2 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) . .<!--</td--><td></td><td>•</td><td></td><td></td><td></td><td></td><td></td><td></td>		•									
001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' bit 10-8 CCP2IP[2:0]: Capture/Compare/PWM2 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 7-0		•									
<pre>000 = Interrupt source is disabled bit 11 Unimplemented: Read as '0' bit 10-8 CCP2IP[2:0]: Capture/Compare/PWM2 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • • • • • • • • • • • • • • • • •</pre>		001 = Interru	pt is Priority 1								
bit 11 Unimplemented: Read as '0' bit 10-8 CCP2IP[2:0]: Capture/Compare/PWM2 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • • • • • • • • • • •		000 = Interru	pt source is dis	abled							
bit 10-8 CCP2IP[2:0]: Capture/Compare/PWM2 Interrupt Priority bits 111 = Interrupt is Priority 7 (highest priority interrupt) • • • • • • • • • • • • •	bit 11	Unimplemen	ted: Read as '	כ'							
 111 = Interrupt is Priority 7 (highest priority interrupt) 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 7-0 Unimplemented: Read as '0' 	bit 10-8	CCP2IP[2:0]:	: Capture/Comp	pare/PWM2 Int	terrupt Priority b	oits					
• • • • • • • • • • • • • •		111 = Interru	pt is Priority 7(highest priority	/ interrupt)						
• 001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 7-0											
001 = Interrupt is Priority 1 000 = Interrupt source is disabled bit 7-0		•									
bit 7-0 Linimplemented: Read as '0'		001 = Interru	pt is Priority 1								
hit 7-0 Unimplemented: Read as '0'		000 = Interru	pt source is dis	abled							
	bit 7-0	Unimplemen	ted: Read as ')'							

REGISTER 8-18: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

REGISTER 8-19: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
—	U1RXIP2	U1RXIP1	U1RXIP0	—	—	—	—		
bit 15	•		•			·	bit 8		
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0		
—	—		—	—	T3IP2	T3IP1	T3IP0		
bit 7	•		•			·	bit 0		
Legend:									
R = Readable bit W = Writable bit				U = Unimplem	nented bit, rea	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown					
bit 15	Unimplemented: Read as '0'								
bit 14-12	U1RXIP[2:0]:	UART1 Recei	ver Interrupt Pr	riority bits					
	111 = Interrup	pt is Priority 7(highest priority	interrupt)					
	•								
	•								
	001 = Interrup	pt is Priority 1							
	000 = Interrup	pt source is dis	abled						
bit 11-3	Unimplemen	ted: Read as '	כ'						
bit 2-0	T3IP[2:0]: Tin	ner3 Interrupt F	Priority bits						
	111 = Interrup	pt is Priority 7(highest priority	interrupt)					
	•								
	001 = Interrup	pt is Priority 1							
	000 = Interrup	pt source is dis	abled						

11-0	R/\\/_1	R/M/0	R/\\/_0	11-0	11_0	11_0	11_0		
	NVMIP2	NVMIP1	NVMIP0						
bit 15							bit 8		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
—	AD1IP2	AD1IP1	AD1IP0	_	U1TXIP2	U1TXIP1	U1TXIP0		
bit 7							bit 0		
Legend:		\ \ / \ \ / \	1.1						
R = Readable bit $V = Writable bit U = Onimplemented bit, read as U = Value at DOR (4) = Rit is east O = Onimplemented bit, read as U = Rit is unknown$									
-n = value a	at POR	"1" = Bit is set		$0^{\circ} = Bit is cle$	ared	x = Bit is unkr	nown		
bit 15	Unimplemen	ted: Read as '	٥'						
bit 14-12	NVMIP[2:0]: NVM Interrupt Priority bits								
	111 = Interrupt is Priority 7 (highest priority interrupt)								
	•	·····		,					
	•								
	•	nt in Driarity 1							
	001 – Interru	pt is Phonity 1 pt source is dis	abled						
bit 11-7	Unimplemen	i ted: Read as '	0'						
bit 6-4	AD1IP[2:0]: /	A/D Conversior	n Complete Inte	errupt Priority b	oits				
	111 = Interru	pt is Priority 7 (highest priority	/ interrupt)					
	•								
	•								
	001 = Interru	pt is Priority 1							
	000 = Interru	pt source is dis	abled						
bit 3	Unimplemen	ted: Read as '	0'						
bit 2-0	U1TXIP[2:0]:	UART1 Transi	mitter Interrupt	Priority bits					
	111 = Interru	pt is Priority 7 (highest priority	/ interrupt)					
	•								
	•								
	001 = Interru	pt is Priority 1							
	000 = Interru	pt source is dis	abled						

REGISTER 8-20: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

REGISTER 8-21: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_	CNIP2	CNIP1	CNIP0	—	CMIP2	CMIP1	CMIP0			
bit 15							bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_	BCL1IP2	BCL1IP1	BCL1IP0	—	SSP1IP2	SSP1IP1	SSP1IP0			
bit 7							bit 0			
Legend:			,							
R = Readable		VV = VVritable	DIT	U = Unimplem	nented bit, read	I as 'U'				
-n = value at	PUR	"I" = Bit is set		$0^{\circ} = Bit is clea$	ared	x = Bit is unkr	lown			
bit 15	Unimplement	t ad: Read as '(ז'							
bit 14-12	CNIP[2:0]: Int	out Change No	, tification Interr	unt Priority bits						
Sit III IZ	111 = Interrup	ot is Priority 7 (highest priority	interrupt)						
	•	J (5 1 5	.,						
	001 = Interrupt is Priority 1									
	000 = Interrupt source is disabled									
bit 11	Unimplemented: Read as '0'									
bit 10-8	CMIP[2:0]: Co	omparator Inter	rrupt Priority bi	ts						
	111 = Interrup	ot is Priority 7(highest priority	interrupt)						
	•									
	•									
	001 = Interrup	ot is Priority 1								
	000 = Interrup	ot source is dis	abled							
bit 7	Unimplement	ted: Read as '	כי							
bit 6-4	BCL1IP[2:0]:	MSSP1 I ² C Bu	us Collision Inte	errupt Priority b	its					
	111 = Interrup	ot is Priority 7 (highest priority	interrupt)						
	•									
	•									
	001 = Interrup	ot is Priority 1								
hit 2			apieu							
bit 2.0		MSSD1 SDI/12	C Event Interru	unt Priority hite						
bit 2-0	111 = Interrur	nt is Priority 7 (highest priority	interrunt)						
	•	the monty r (inglieet prietity	interrupt)						
	•									
	• 001 = Interrur	nt is Priority 1								
	000 = Interrup	ot source is dis	abled							

REGISTER 8-22: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	—	—	INT1IP2	INT1IP1	INT1IP0
bit 7							bit 0
Legend:							

Logona.						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-3 Unimplemented: Read as '0'

bit 2-0 INT1IP[2:0]: External Interrupt 1 Priority bits

- 111 = Interrupt is Priority 7 (highest priority interrupt)
- •
- •

• 001 = Interrupt is Priority 1

000 = Interrupt source is disabled

REGISTER 8-23: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
—	T4IP2 ⁽¹⁾	T4IP1 ⁽¹⁾	T4IP0 ⁽¹⁾		—	_			
bit 15							bit 8		
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0		
—	CCP3IP2 ⁽¹⁾	CCP3IP1 ⁽¹⁾	CCP3IP0 ⁽¹⁾		—	—	—		
bit 7							bit 0		
R = Readable	DIT		DIT		iented bit, rea	d as '0'			
$-n = Value at POR$ $1^{\circ} = Bit is set$ $0^{\circ} = Bit is cleared$ $x = Bit is unknown$							lown		
bit 15	Unimplomon	nd. Pood os '	۰ ٬						
bit 14 10									
DIL 14-12		iera interrupt F	riority Dits ??						
		ot is Phonty 7 (i	nignest priority	interrupt)					
	•								
	•								
	001 = Interrup 000 = Interrup	ot is Priority 1 ot source is disa	abled						
bit 11-7	Unimplement	ted: Read as 'o)'						
bit 6-4	CCP3IP: Capt	ture/Compare/I	PWM3 Interrup	ot Priority bits ⁽¹⁾					
	111 = Interrup	ot is Priority 7 (l	highest priority	interrupt)					
	•								
	•								
	• 001 = Interrur	ot is Priority 1							
	000 = Interrup	ot source is disa	abled						
bit 3-0	Unimplement	ted: Read as '()'						

Note 1: These bits are unimplemented on PIC24FXXKL10X and PIC24FXXKL20X devices.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
—	U2TXIP2 ⁽¹⁾	U2TXIP1 ⁽¹⁾	U2TXIP0 ⁽¹⁾	—	U2RXIP2 ⁽¹⁾	U2RXIP1 ⁽¹⁾	U2RXIP0 ⁽¹⁾				
bit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0				
—	INT2IP2	INT2IP1	INT2IP0	—	—	—	—				
bit 7	•	•			•	•	bit 0				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown				
bit 15	Unimplement	ted: Read as ')'								
bit 14-12	U2TXIP[2:0]:	UART2 Transr	nitter Interrupt	Priority bits ⁽¹⁾							
	111 = Interrup	ot is Priority 7(highest priority	interrupt)							
	•										
	•										
	001 = Interrup	ot is Priority 1									
	000 = Interrup	ot source is dis	abled								
bit 11	Unimplement	ted: Read as ')'								
bit 10-8	U2RXIP[2:0]:	UART2 Receiv	ver Interrupt Pr	iority bits ⁽¹⁾							
	111 = Interrup	ot is Priority 7 (highest priority	interrupt)							
	•										
	•										
	001 = Interrup	ot is Priority 1									
	000 = Interrup	ot source is dis	abled								
bit 7	Unimplement	ted: Read as ')'								
bit 6-4	INT2IP[2:0]: E	External Interru	pt 2 Priority bit	S							
	111 = Interrup	ot is Priority 7 (highest priority	interrupt)							
	•										
	•										
	001 = Interrup	ot is Priority 1									
	000 = Interrup	ot source is dis	abled								
bit 3-0	Unimplement	ted: Read as ')'								

REGISTER 8-24: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

Note 1: These bits are unimplemented on PIC24FXXKL10X and PIC24FXXKL20X devices.

REGISTER 8-25: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	—	—	—	_	—	—	—	
bit 15							bit 8	
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0	
	T3GIP2	T3GIP1	T3GIP0	—	—	—	—	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15-7	Unimplemen	ted: Read as ')'					
bit 6-4	T3GIP[2:0]: ⊺	imer3 External	Gate Interrup	t Priority bits				
	111 = Interrupt is Priority 7 (highest priority interrupt)							

•

001 = Interrupt is Priority 1

000 = Interrupt source is disabled

bit 3-0 Unimplemented: Read as '0'

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
	—	—	—	—	BCL2IP2 ⁽¹⁾	BCL2IP1 ⁽¹⁾	BCL2IP0 ⁽¹⁾
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	SSP2IP2 ⁽¹⁾	SSP2IP1 ⁽¹⁾	SSP2IP0 ⁽¹⁾	<u> </u>		<u> </u>	—
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-11	Unimplemen	ted: Read as '	כ'				
bit 10-8	BCL2IP[2:0]:	MSSP2 I ² C Bu	us Collision Inte	errupt Priority b	its ⁽¹⁾		
	111 = Interrup	pt is Priority 7(highest priority	interrupt)			
	•						
	•						
	001 = Interrup	pt is Priority 1					
	000 = Interru	pt source is dis	abled				
bit 7	Unimplemen	ted: Read as '	כ'				
bit 6-4	SSP2IP[2:0]:	MSSP2 SPI/I ²	C Event Interru	upt Priority bits ⁽	1)		
	111 = Interrup	pt is Priority 7(highest priority	interrupt)			
	•						
	•						
	001 = Interrup	pt is Priority 1					
	000 = Interru	pt source is dis	abled				
bit 3-0	Unimplemen	ted: Read as 'o	כ'				

REGISTER 8-26: IPC12: INTERRUPT PRIORITY CONTROL REGISTER 12

Note 1: These bits are unimplemented on PIC24FXXKL10X and PIC24FXXKL20X devices.

REGISTER 8-27: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	—	—	U2ERIP2 ⁽¹⁾	U2ERIP1 ⁽¹⁾	U2ERIP0 ⁽¹⁾
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_	U1ERIP2 ⁽¹⁾	U1ERIP1 ⁽¹⁾	U1ERIP0 ⁽¹⁾	—	—	—	—
bit 7							bit 0

Legend:								
R = Readable	e bit	W = Writable bit	U = Unimplemented bit,	read as '0'				
-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 15-11	Unimplemen	nted: Read as '0'						
bit 10-8	U2ERIP[2:0]	: UART2 Error Interrupt Pri	ority bits ⁽¹⁾					
	111 = Interru	pt is Priority 7 (highest prio	rity interrupt)					
	•							
	•							
	001 = Interru	pt is Priority 1						
	000 = Interru	pt source is disabled						
bit 7	Unimplemen	nted: Read as '0'						
bit 6-4	U1ERIP[2:0]	: UART1 Error Interrupt Pri	ority bits ⁽¹⁾					
	111 = Interru	pt is Priority 7 (highest prio	rity interrupt)					
	•							
	•							
	001 = Interru	pt is Priority 1						
	000 = Interru	pt source is disabled						
bit 3-0	Unimplemen	ted: Read as '0'						

Note 1: These bits are unimplemented on PIC24FXXKL10X and PIC24FXXKL20X devices.

REGISTER 8-28: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	—	—	HLVDIP2	HLVDIP1	HLVDIP0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-3 Unimplemented: Read as '0'

bit 2-0 HLVDIP[2:0]: High/Low-Voltage Detect Interrupt Priority bits
111 = Interrupt is Priority 7 (highest priority interrupt)
•
•
•
•
001 = Interrupt is Priority 1

000 = Interrupt source is disabled

REGISTER 8-29: IPC20: INTERRUPT PRIORITY CONTROL REGISTER 20

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	—	—	ULPWUIP2	ULPWUIP1	ULPWUIP0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at I	POR	'1' = Bit is set '0' = Bit is cleared x = Bit is unknown			iown		

bit 15-3 Unimplemented: Read as '0'

bit 6-4 ULPWUIP[2:0]: Ultra Low-Power Wake-up Interrupt Priority bits
111 = Interrupt is Priority 7 (highest priority interrupt)
•
•
•
001 = Interrupt is Priority 1
000 = Interrupt source is disabled

REGISTER 8-30: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

BO	r 0	D/M/ 0	11.0	P 0	P 0	P 0	BO				
	1-0		0-0	۲۲-V							
	r	VHOLD	_	ILR3	ILR2	ILR1	ILRU				
DIT 15							DIT 8				
0-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0				
	VECNUM[6:0]										
bit 7							bit 0				
Legend:		r = Reserved	DIT								
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'					
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	 15 CPUIRQ: Interrupt Request from Interrupt Controller CPU bit 1 = An interrupt request has occurred but has not yet been Acknowledged by the CPU (this wi happen when the CPU priority is higher than the interrupt priority) 0 = No interrupt request is left unacknowledged 										
bit 14	Reserved: Ma	aintain as '0'									
bit 13	VHOLD: Vect	or Hold bit									
	Allows Vector 1 = VECNUM interrupt 0 = VECNUM occurred	<u>Number Captu</u> 1[6:0] will conta 1[6:0] will conta with higher prio	ire and Chan in the value o ain the value prity than the	g <u>es What Inter</u> f the highest pr of the last Acl CPU, even if o	rupt is Stored in iority pending in knowledged inte ther interrupts a	<u>the VECNUM</u> terrupt, instead errupt (last inte are pending)	<u>< bit:</u> l of the current rrupt that has				
bit 12	Unimplement	ted: Read as ')'								
bit 11-8	ILR[3:0]: New	CPU Interrupt	Priority Leve	el bits							
	1111 = CPU Interrupt Priority Level is 15 • • • • • • • • • • • • •										
bit 7	Unimplement	ted: Read as 'd)'								
bit 6-0	VECNUM[6:0]: Vector Numb	per of Pending	g Interrupt bits							
	0111111 = In •	terrupt vector p	bending is Nu	mber 135							
	0000001 = In 0000000 = In	terrupt vector p terrupt vector p	pending is Nu pending is Nu	mber 9 mber 8							

8.4 Interrupt Setup Procedures

8.4.1 INITIALIZATION

To configure an interrupt source:

- 1. Set the NSTDIS Control bit (INTCON1[15]) if nested interrupts are not desired.
- 2. Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and the type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits, for all enabled interrupt sources, may be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized, such that all user interrupt sources are assigned to Priority Level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

8.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize the IVT with the correct vector address depends on the programming language (i.e., C or assembler) and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of the interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

8.4.3 TRAP SERVICE ROUTINE (TSR)

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

8.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to Priority Level 7 by inclusive ORing the value, OEh, with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Only user interrupts with a priority level of 7 or less can be disabled. Trap sources (Levels 8-15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of Priority Levels 1-6 for a fixed period. Level 7 interrupt sources are not disabled by the DISI instruction.

9.0 OSCILLATOR CONFIGURATION

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on Oscillator Configuration, refer to "Oscillator" (www.microchip.com/DS39700) in the "dsPIC33/PIC24 Family Reference Manual".

The oscillator system for the PIC24F16KL402 family of devices has the following features:

- A Total of Five External and Internal Oscillator Options as Clock Sources, Providing 11 Different Clock Modes.
- On-Chip, 4x Phase-Locked Loop (PLL) to Boost Internal Operating Frequency on Select Internal and External Oscillator Sources.

- Software-Controllable Switching between Various Clock Sources.
- Software-Controllable Postscaler for Selective Clocking of CPU for System Power Savings.
- System Frequency Range Declaration bits for EC Mode. When using an external clock source, the current consumption is reduced by setting the declaration bits to the expected frequency range.
- A Fail-Safe Clock Monitor (FSCM) that Detects Clock Failure and Permits Safe Application Recovery or Shutdown.

A simplified diagram of the oscillator system is shown in Figure 9-1.



FIGURE 9-1: PIC24F16KL402 FAMILY CLOCK DIAGRAM

9.1 CPU Clocking Scheme

The system clock source can be provided by one of four sources:

- Primary Oscillator (POSC) on the OSCI and OSCO pins
- Secondary Oscillator (SOSC) on the SOSCI and SOSCO pins

PIC24F16KL402 family devices consist of two types of Secondary Oscillators:

- High-Power Secondary Oscillator
- Low-Power Secondary Oscillator

These can be selected by using the SOSCSEL (FOSC[5]) bit.

- Fast Internal RC (FRC) Oscillator
 - 8 MHz FRC Oscillator
 - 500 kHz Lower Power FRC Oscillator
- Low-Power Internal RC (LPRC) Oscillator with two modes:
 - High-Power/High-Accuracy mode
 - Low-Power/Low-Accuracy mode

The Primary Oscillator and 8 MHz FRC sources have the option of using the internal 4x PLL. The frequency of the FRC clock source can optionally be reduced by the programmable clock divider. The selected clock source generates the processor and peripheral clock sources.

The processor clock source is divided by two to produce the internal instruction cycle clock, Fcy. In this document, the instruction cycle clock is also denoted by Fosc/2. The internal instruction cycle clock, Fosc/2, can be provided on the OSCO I/O pin for some operating modes of the Primary Oscillator.

9.2 Initial Configuration on POR

The oscillator source (and operating mode) that is used at a device Power-on Reset (POR) event is selected using Configuration bit settings. The Oscillator Configuration bit settings are located in the Configuration registers in the program memory (for more information, see Section 23.2 "Configuration Bits"). The Primary Configuration Oscillator bits, POSCMD[1:0] (FOSC[1:0]), and the Initial Oscillator Select Configuration bits, FNOSC[2:0] (FOSCSEL[2:0]), select the oscillator source that is used at a POR. The FRC Primary Oscillator with Postscaler (FRCDIV) is the default (unprogrammed) selection. The Secondary Oscillator, or one of the internal oscillators, may be chosen by programming these bit locations. The EC mode Frequency Range Configuration bits. POSCFREQ[1:0] (FOSC[4:3]), power optimize consumption when running in EC mode. The default configuration is "frequency range is greater than 8 MHz".

The Configuration bits allow users to choose between the various clock modes, shown in Table 9-1.

9.2.1 CLOCK SWITCHING MODE CONFIGURATION BITS

The FCKSMx Configuration bits (FOSC[7:6]) are used jointly to configure device clock switching and the FSCM. Clock switching is enabled only when FCKSM1 is programmed ('0'). The FSCM is enabled only when FCKSM[1:0] are both programmed ('00').

Oscillator Mode	Oscillator Source	POSCMD[1:0]	FNOSC[2:0]	Notes
8 MHz FRC Oscillator with Postscaler (FRCDIV)	Internal	11	111	1, 2
500 kHz FRC Oscillator with Postscaler (LPFRCDIV)	Internal	11	110	1
Low-Power RC Oscillator (LPRC)	Internal	11	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	00	100	1
Primary Oscillator (HS) with PLL Module (HSPLL)	Primary	10	011	
Primary Oscillator (EC) with PLL Module (ECPLL)	Primary	00	011	
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	00	010	
8 MHz FRC Oscillator with PLL Module (FRCPLL)	Internal	11	001	1
8 MHz FRC Oscillator (FRC)	Internal	11	000	1

TABLE 9-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: OSCO pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

9.3 Control Registers

The operation of the oscillator is controlled by three Special Function Registers (SFRs):

- OSCCON
- CLKDIV
- OSCTUN

The OSCCON register (Register 9-1) is the main control register for the oscillator. It controls clock source switching and allows the monitoring of clock sources.

The Clock Divider register (Register 9-2) controls the features associated with Doze mode, as well as the postscaler for the FRC Oscillator.

The FRC Oscillator Tune register (Register 9-3) allows the user to fine-tune the FRC Oscillator. OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step-size is an approximation and is neither characterized nor tested.

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	HSC/R-0	HSC/R-0	HSC/R-0	U-0	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾
—	COSC2	COSC1	COSC0	—	NOSC2	NOSC1	NOSC0
bit 15							bit 8

HSC/R/SO-0	U-0	HSC/R-0 ⁽²⁾	U-0	HS/R/CO-0	R/W-0 ⁽³⁾	R/W-0	R/W-0
CLKLOCK	—	LOCK	—	CF	SOSCDRV	SOSCEN	OSWEN
bit 7							bit 0

Legend:	HSC = Hardware Settable/Clearable bit				
HS = Hardware Settable bit	CO = Clearable Only bit SO = Settable Only bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15 Unimplemented: Read as '0'

bit 14-12 COSC[2:0]: Current Oscillator Selection bits

- 111 = 8 MHz Fast RC Oscillator with Postscaler (FRCDIV)
- 110 = 500 kHz Low-Power Fast RC Oscillator (FRC) with Postscaler (LPFRCDIV)
- 101 = Low-Power RC Oscillator (LPRC)
- 100 = Secondary Oscillator (SOSC)
- 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
- 010 = Primary Oscillator (XT, HS, EC)
- 001 = 8 MHz FRC Oscillator with Postscaler and PLL module (FRCPLL)
- 000 = 8 MHz FRC Oscillator (FRC)
- bit 11 Unimplemented: Read as '0'

bit 10-8 **NOSC[2:0]:** New Oscillator Selection bits⁽¹⁾

- 111 = 8 MHz Fast RC Oscillator with Postscaler (FRCDIV)
- 110 = 500 kHz Low-Power Fast RC Oscillator (FRC) with Postscaler (LPFRCDIV)
- 101 = Low-Power RC Oscillator (LPRC)
- 100 = Secondary Oscillator (SOSC)
- 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
- 010 = Primary Oscillator (XT, HS, EC)
- 001 = 8 MHz FRC Oscillator with Postscaler and PLL module (FRCPLL)
- 000 = 8 MHz FRC Oscillator (FRC)

Note 1: Reset values for these bits are determined by the FNOSC[2:0] Configuration bits.

- 2: Also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.
- **3:** When SOSC is selected to run from a digital clock input rather than an external crystal (SOSCSRC = 0), this bit has no effect.

REGISTER 9-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 7	CLKLOCK: Clock Selection Lock Enable bit
	If FSCM is Enabled (FCKSM1 = 1):
	1 = Clock and PLL selections are locked
	0 = Clock and PLL selections are not locked and may be modified by setting the OSWEN bit
	If FSCM is Disabled (FCKSM1 = 0):
	Clock and PLL selections are never locked and may be modified by setting the OSWEN bit.
bit 6	Unimplemented: Read as '0'
bit 5	LOCK: PLL Lock Status bit ⁽²⁾
	1 = PLL module is in lock or the PLL module start-up timer is satisfied
	0 = PLL module is out of lock, the PLL start-up timer is running or PLL is disabled
bit 4	Unimplemented: Read as '0'
bit 3	CF: Clock Fail Detect bit
	1 = FSCM has detected a clock failure
	0 = No clock failure has been detected
bit 2	SOSCDRV: Secondary Oscillator Drive Strength bit ⁽³⁾
	1 = High-power SOSC circuit is selected
	0 = Low/high-power select is done via the SOSCSRC Configuration bit
bit 1	SOSCEN: 32 kHz Secondary Oscillator (SOSC) Enable bit
	1 = Enables Secondary Oscillator
	0 = Disables Secondary Oscillator
bit 0	OSWEN: Oscillator Switch Enable bit
	1 = Initiates an oscillator switch to the clock source specified by the NOSC[2:0] bits
	0 = Oscillator switch is complete
Note 1:	Reset values for these bits are determined by the FNOSC[2:0] Configuration bits.

- 2: Also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.
 - **3:** When SOSC is selected to run from a digital clock input rather than an external crystal (SOSCSRC = 0), this bit has no effect.

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1				
ROI	DOZE2	DOZE1	DOZE0	DOZEN ⁽¹⁾	RCDIV2	RCDIV1	RCDIV0				
bit 15							bit 8				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	—	—	—	_	—	—	—				
bit 7							bit 0				
Legend:											
R = Readable	e bit	W = Writable	bit		nented bit, read	l as '0'					
-n = Value at	POR	'1' = Bit is set		0° = Bit is clea	ared	x = Bit is unkn	iown				
L:4 / C											
DIT 15	1 = Interrupte	on interrupt bi	['EN hit and ray	oot the CDU on	d paripharal al	ock ratio to 1:1					
	0 = Interrupts	s have no effect	on the DOZE	N bit	u periprierar cio						
bit 14-12	DOZE[2:0]: C	PU-to-Periphe	ral Clock Ratio	Select bits							
	111 = 1:128	·									
	110 = 1 :64										
	101 = 1:32										
	100 = 1:16 011 = 1:8										
	010 = 1:4										
	001 = 1:2										
1.1.44	000 = 1:1										
bit 11	1 - DOZEN: DOZ	L Enable bit		inhead alack as	4:-						
	1 = DOZE[2:0] 0 = CPU and	the peripheral	clock ratio are	set to 1:1	lio						
bit 10-8	RCDIV[2:0]: [FRC Postscale	Select bits								
	When COSC[2:0] (OSCCON	[14:12) = 111	or 001:							
	111 = 31.25 kHz (divide-by-256)										
	110 = 125 kH	lz (divide-by-64)								
	101 = 250 kHz (divide-by-32) 100 = 500 kHz (divide-by-16)										
	011 = 1 MHz	(divide-by-8))								
	010 = 2 MHz	(divide-by-4)									
	001 = 4 MHz	(divide-by-2) (c	lefault)								
		(divide-by-1)	[1/1.10]) - 110								
	111 = 1.95 kH	-2:0] (030001	<u>[14.12]) – 110</u> 56)	<u>.</u>							
	110 = 7.81 kH	Hz (divide-by-64	4)								
	101 = 15.62 k	Hz (divide-by-:	32)								
	$\pm 00 = 31.25 \text{ k}$ 011 = 62.5 k	(HZ (divide-by-? Hz (divide-by-8)	10)								
	010 = 125 kH	Iz (divide-by-4)									
	001 = 250 kH	lz (divide-by-2)	(default)								
	000 = 500 kH	lz (divide-by-1)									
bit 7-0	Unimplemen	ted: Read as '0)'								

REGISTER 9-2: CLKDIV: CLOCK DIVIDER REGISTER

Note 1: This bit is automatically cleared when the ROI bit is set and an interrupt occurs.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	_	_	_		—
bit 15	·						bit 8
L							
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_				TUN	[5:0] ⁽¹⁾		
bit 7		•					bit 0
L							
Legend:							
R = Readabl	le bit	W = Writable I	oit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-6	Unimplemen	ted: Read as '0)'				
bit 5-0	TUN[5:0]: FR	C Oscillator Tu	ning bits ⁽¹⁾				
	011111 = Ma	ximum frequen	cy deviation				
	011110						
	•						
	•						
	•						
	000001 = Ce	nter frequency	oscillator is ru	nning at factor	v calibrated free	allency	
	111111	nior noquonoy,		ining at labter.	y calibrated i e	queriey	
	•						
	•						
	•						
	100001						
	100000 = M ir	nimum frequenc	cy deviation				

REGISTER 9-3: OSCTUN: FRC OSCILLATOR TUNE REGISTER

Note 1: Increments or decrements of TUN[5:0] may not change the FRC frequency in equal steps over the FRC tuning range and may not be monotonic.

9.4 Clock Switching Operation

With few limitations, applications are free to switch between any of the four clock sources (POSC, SOSC, FRC and LPRC) under software control and at any time. To limit the possible side effects that could result from this flexibility, PIC24F devices have a safeguard lock built into the switching process.

Note: The Primary Oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMDx Configuration bits. While an application can switch to and from Primary Oscillator mode in software, it cannot switch between the different primary submodes without reprogramming the device.

9.4.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the FOSC Configuration register must be programmed to '0'. (Refer to **Section 23.0** "**Special Features**" for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and FSCM function are disabled; this is the default setting.

The NOSCx control bits (OSCCON[10:8]) do not control the clock selection when clock switching is disabled. However, the COSCx bits (OSCCON[14:12]) will reflect the clock source selected by the FNOSCx Configuration bits.

The OSWEN control bit (OSCCON[0]) has no effect when clock switching is disabled; it is held at '0' at all times.

9.4.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If desired, read the COSCx bits (OSCCON[14:12]) to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- 3. Write the appropriate value to the NOSCx bits (OSCCON[10:8]) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically, as follows:

- 1. The clock switching hardware compares the COSCx bits with the new value of the NOSCx bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- If a valid clock switch has been initiated, the LOCK (OSCCON[5]) and CF (OSCCON[3]) bits are cleared.
- 3. The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware will wait until the OST expires. If the new source is using the PLL, then the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for ten clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSCx bits value is transferred to the COSCx bits.
- The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM, with LPRC as a clock source, are enabled) or SOSC (if SOSCEN remains enabled).

Note 1: The processor will continue to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.

2: Direct clock switches between any Primary Oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes. The following code sequence for a clock switch is recommended:

- 1. Disable interrupts during the OSCCON register unlock and write sequence.
- 2. Execute the unlock sequence for the OSCCON high byte by writing 78h and 9Ah to OSCCON[15:8], in two back-to-back instructions.
- 3. Write the new oscillator source to the NOSCx bits in the instruction immediately following the unlock sequence.
- Execute the unlock sequence for the OSCCON low byte by writing 46h and 57h to OSCCON[7:0], in two back-to-back instructions.
- 5. Set the OSWEN bit in the instruction immediately following the unlock sequence.
- 6. Continue to execute code that is not clock-sensitive (optional).
- 7. Invoke an appropriate amount of software delay (cycle counting) to allow the selected oscillator and/or PLL to start and stabilize.
- 8. Check to see if OSWEN is '0'. If it is, the switch was successful. If OSWEN is still set, then check the LOCK bit to determine the cause of failure.

The core sequence for unlocking the OSCCON register and initiating a clock switch is shown in Example 9-1.

EXAMPLE 9-1: BASIC CODE SEQUENCE FOR CLOCK SWITCHING

;Place the r	new oscillator selection in WO
;OSCCONH (hi	igh byte) Unlock Sequence
MOV	#OSCCONH, w1
MOV	#0x78, w2
MOV	#0x9A, w3
MOV.b	w2, [w1]
MOV.b	w3, [w1]
;Set new osc	cillator selection
MOV.b	WREG, OSCCONH
;OSCCONL (lo	ow byte) unlock sequence
MOV	#OSCCONL, w1
MOV	#0x46, w2
MOV	#0x57, w3
MOV.b	w2, [w1]
MOV.b	w3, [w1]
;Start oscil	llator switch operation
BSET	OSCCON,#0

9.5 Reference Clock Output

In addition to the CLKO output (Fosc/2) available in certain oscillator modes, the device clock in the PIC24F16KL402 family devices can also be configured to provide a reference clock output signal to a port pin. This feature is available in all oscillator configurations and allows the user to select a greater range of clock submultiples to drive external devices in the application.

This reference clock output is controlled by the REFOCON register (Register 9-4). Setting the ROEN bit (REFOCON[15]) makes the clock signal available on the REFO pin. The RODIV bits (REFOCON[11:8]) enable the selection of 16 different clock divider options.

The ROSSLP and ROSEL bits (REFOCON[13:12]) control the availability of the reference output during Sleep mode. The ROSEL bit determines if the oscillator on OSC1 and OSC2, or the current system clock source, is used for the reference clock output. The ROSSLP bit determines if the reference source is available on REFO when the device is in Sleep mode.

To use the reference clock output in Sleep mode, both the ROSSLP and ROSEL bits must be set. The device clock must also be configured for one of the primary modes (EC, HS or XT). Therefore, if the ROSEL bit is also not set, the oscillator on OSC1 and OSC2 will be powered down when the device enters Sleep mode. Clearing the ROSEL bit allows the reference output frequency to change as the system clock changes during any clock switches.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ROEN	—	ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0
bit 15					•	•	bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	_	_	—	—	—
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable	oit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15	ROEN: Refer	ence Oscillator	Output Enable	e bit			
	1 = Reference	e Oscillator is e	nabled on REI	FO pin			
	0 = Reference	e Oscillator is d	isabled				
bit 14	Unimplemen	ted: Read as '()'				
bit 13	ROSSLP: Re	ference Oscilla	tor Output Sto	p in Sleep bit			
	1 = Reference	e Oscillator con	tinues to run i	n Sleep			
	0 = Reference	e Oscillator is d	isabled in Slee	ep			
bit 12	ROSEL: Refe	erence Oscillato	r Source Sele	ct bit			
	1 = Primary (Oscillator is use	d as the base	clock ⁽¹⁾			
	0 = System c	lock is used as	the base cloc	k; the base cloo	ck reflects any o	clock switching	of the device
bit 11-8	RODIV[3:0]:	Reference Osc	llator Divisor S	Select bits			
	1111 = Base	clock value div	ided by 32,768	3			
	1110 = Base	clock value div	ided by 16,384	1			
	1100 = Base	clock value div	ided by 0, 192				
	1011 = Base	clock value div	ided by 2,048				
	1010 = Base	clock value div	ided by 1,024				
	1001 = Base	clock value div	ided by 512				
	1000 = Base	clock value div	ided by 256				
	0110 = Base	clock value div	ided by 120				
	0101 = Base	clock value div	ided by 32				
	0100 = Base	clock value div	ided by 16				
	0011 = Base	clock value div	ided by 8				
	0010 = Base	clock value div	ided by 4				
	0001 = Base	clock value	ided by Z				
bit 7-0	Unimplemen	ted: Read as '()'				

REGISTER 9-4: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER

Note 1: The crystal oscillator must be enabled using the FOSC[2:0] bits; the crystal maintains the operation in Sleep mode.

NOTES:

10.0 POWER-SAVING FEATURES

Note:	This data sheet summarizes the features					
	of this group of PIC24F devices. It is not					
	intended to be a comprehensive					
	reference source. For more information					
	on Power-Saving Features, refer to					
	"Power-Saving Features with Deep					
	Sleep" (www.microchip.com/DS39727) in					
	the "dsPIC33/PIC24 Family Reference					
	Manual".					

The PIC24F16KL402 family of devices provides the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. All PIC24F devices manage power consumption using several strategies:

- Clock Frequency
- · Instruction-Based Idle and Sleep Modes
- Hardware-Based Periodic Wake-up from Sleep
- Software Controlled Doze Mode
- Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption, while still maintaining critical application features, such as timing-sensitive communications.

10.1 Clock Frequency and Clock Switching

PIC24F devices allow for a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSCx bits. The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in Section 9.0 "Oscillator Configuration".

10.2 Instruction-Based Power-Saving Modes

PIC24F devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution; Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation.

The assembly syntax of the PWRSAV instruction is shown in Example 10-1.

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

EXAMPLE 10-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV	#SLEEP_MODE	;	Put	the	device	into	SLEEP mode
PWRSAV	#IDLE_MODE	;	Put	the	device	into	IDLE mode

10.2.1 SLEEP MODE

Sleep mode includes these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum, provided that no I/O pin is sourcing current.
- The I/O pin directions and states are frozen.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Sleep mode if any active module has selected the LPRC as its source, including the WDT, Timer1 and Timer3.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features, or peripherals, may continue to operate in Sleep mode. This includes items, such as the Input Change Notification (ICN) on the I/O ports or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation will be disabled in Sleep mode.

The device will wake-up from Sleep mode on any of these events:

- On any interrupt source that is individually enabled
- On any form of device Reset
- On a WDT time-out

On wake-up from Sleep, the processor will restart with the same clock source that was active when Sleep mode was entered.

10.2.2 IDLE MODE

Idle mode has these features:

- The CPU will stop executing instructions.
- · The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 10.5 "Selective Peripheral Module Control").
- If the WDT or FSCM is enabled, the LPRC will also remain active.

The device will wake from Idle mode on any of these events:

- · Any interrupt that is individually enabled
- · Any device Reset
- A WDT time-out

On wake-up from Idle, the clock is re-applied to the CPU. Instruction execution begins immediately, starting with the instruction following the PWRSAV instruction or the first instruction in the ISR.

10.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction will be held off until entry into Sleep or Idle mode has completed. The device will then wake-up from Sleep or Idle mode.

10.3 Ultra Low-Power Wake-up

The Ultra Low-Power Wake-up (ULPWU) on pin, RB0, allows a slow falling voltage to generate an interrupt without excess current consumption. This feature provides a low-power technique for periodically waking up the device from Sleep mode.

To use this feature:

- 1. Charge the capacitor on RB0 by configuring the RB0 pin to an output and setting it to '1'.
- 2. Stop charging the capacitor by configuring RB0 as an input.
- 3. Discharge the capacitor by setting the ULPEN and ULPSINK bits in the ULPWCON register.
- 4. Configure Sleep mode.
- 5. Enter Sleep mode.

The time-out is dependent on the discharge time of the RC circuit on RB0. When the voltage on RB0 drops below VIL, the device wakes up and executes the next instruction.

When the ULPWU module wakes the device from Sleep mode, the ULPWUIF bit (IFS5[0]) is set. Software can check this bit upon wake-up to determine the wake-up source.

See Example 10-2 for initializing the ULPWU module.

A series resistor, between RB0 and the external capacitor, provides overcurrent protection for the RB0/AN2/ULPWU pin and enables software calibration of the time-out (see Figure 10-1).

FIGURE 10-1: SERIES RESISTOR



A timer can be used to measure the charge time and discharge time of the capacitor. The charge time can then be adjusted to provide the desired delay in Sleep. This technique compensates for the affects of temperature, voltage and component accuracy. The peripheral can also be configured as a simple, programmable Low-Voltage Detect (LVD) or temperature sensor.

EXAMPLE 10-2: ULTRA LOW-POWER WAKE-UP INITIALIZATION

/ / * * * * * * * * * * * * * * * * * *
// 1. Charge the capacitor on RB0
//*************************************
TRISBbits.TRISB0 = 0;
LATBDits.LATBO = 1;
for(i = 0; i < 10000; i++) Nop();
//*************************************
//2. Stop Charging the capacitor on RB0
//
IRISDULS.IRISDU = 1; //***********************************
// Enable III.PWII Interrupt
//*************************************
IFS5bits.ULPWUIF = 0;
IEC5bits.ULPWUIE = 1;
IPC20bits.ULPWUIP = 0x7;
//*************************************
//4. Enable the Ultra Low Power Wakeup module and allow capacitor discharge
//*************************************
ULPWCONbits.ULPEN = 1;
ULPWCONbits.ULPSINK = 1;
//*************************************
//5. Enter Sleep Mode
//*************************************
Sieep(),
//IOF Sleep, execution will resume here

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0				
ULPEN		ULPSIDL	_	_	—	—	ULPSINK				
bit 15							bit 8				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	<u> </u>	—		<u> </u>	<u> </u>						
bit 7							bit 0				
Legend:											
R = Readabl	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'							
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown					
bit 15	ULPEN: ULPWU Module Enable bit										
	1 = Module i	s enabled									
	0 = Module is disabled										
bit 14	Unimpleme	Unimplemented: Read as '0'									
bit 13	ULPSIDL: ULPWU Stop in Idle Select bit										
	1 = Discontin	nues module ope	eration when the tion in Idle me	he device enter	rs Idle mode						
hit 10.0											
DIL 12-9	Unimplemented: Read as '0'										
bit 8	ULPSINK: ULPWU Current Sink Enable bit										
	1 = Current	sink is enabled									
	0 = Current :	SINK IS DISABLED									
bit 7-0	Unimpleme	nted: Read as '@)'								

REGISTER 10-1: ULPWCON: ULPWU CONTROL REGISTER
10.4 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted, synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV[11]). The ratio between peripheral and core clock speed is determined by the DOZE[2:0] bits (CLKDIV[14:12]). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default.

It is also possible to use Doze mode to selectively reduce power consumption in event driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption. Meanwhile, the CPU Idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV[15]). By default, interrupt events have no effect on Doze mode operation.

10.5 Selective Peripheral Module Control

Idle and Doze modes allow users to substantially reduce power consumption by slowing or stopping the CPU clock. Even so, peripheral modules still remain clocked and thus, consume power. There may be cases where the application needs what these modes do not provide: the allocation of power resources to CPU processing, with minimal power consumption from the peripherals.

PIC24F devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- The Peripheral Enable bit, generically named, "XXXEN", located in the module's main control SFR.
- The Peripheral Module Disable (PMD) bit, generically named, "XXXMD", located in one of the PMD Control registers.

Both bits have similar functions in enabling or disabling its associated module. Setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral will also be disabled, so writes to those registers will have no effect, and read values will be invalid. Many peripheral modules have a corresponding PMD bit.

In contrast, disabling a module by clearing its XXXEN bit, disables its functionality, but leaves its registers available to be read and written to. Power consumption is reduced, but not by as much as when the PMD bits are used.

To achieve more selective power savings, peripheral modules can also be selectively disabled when the device enters Idle mode. This is done through the control bit of the generic name format, "XXXIDL". By default, all modules that can operate during Idle mode will do so. Using the disable on Idle feature disables the module while in Idle mode, allowing further reduction of power consumption during Idle mode. This enhances power savings for extremely critical power applications.

NOTES:

11.0 I/O PORTS

Note:	This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the I/O Ports, refer to "I/O Ports with Peripheral Pin Select (PPS)"
	(www.microchip.com/DS30009711) in the "dsPIC33/PIC24 Family Reference Manual". Note that the PIC24F16KL402 family devices do not support Peripheral Pin Select features.

All of the device pins (except VDD and Vss) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

11.1 Parallel I/O (PIO) Ports

A parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. Figure 11-1 illustrates how ports are shared with other peripherals and the associated I/O pin to which they are connected. When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the Data Latch register (LATx), read the latch. Writes to the Data Latch, write the latch. Reads from the port (PORTx), read the port pins, while writes to the port pins, write the latch.

Any bit and its associated data and control registers, that are not valid for a particular device, will be disabled. That means the corresponding LATx and TRISx registers, and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless, regarded as a dedicated port because there is no other competing source of outputs.





11.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORTx, LATx and TRISx registers for data control, each port pin can be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The maximum open-drain voltage allowed is the same as the maximum VIH specification.

11.1.2 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

11.2 Configuring Analog Port Pins

The use of the ANSx and TRISx registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRISx bit set (input). If the TRISx bit is cleared (output), the digital output level (VOH or VOL) will be converted.

When reading the PORTx register, all pins configured as analog input channels will read as cleared (a low level). Analog levels on any pin that is defined as a digital input (including the ANx pins) may cause the input buffer to consume current that exceeds the device specifications.

11.2.1 ANALOG SELECTION REGISTER

I/O pins with shared analog functionality, such as A/D inputs and comparator inputs, must have their digital inputs shut off when analog functionality is used. Note that analog functionality includes an analog voltage being applied to the pin externally.

To allow for analog control, the ANSx registers are provided. There is one ANS register for each port (ANSA and ANSB, Register 11-1 and Register 11-2). Within each ANSx register, there is a bit for each pin that shares analog functionality with the digital I/O functionality. If a particular pin does not have an analog function, that bit is unimplemented.

On devices that do not have an A/D Converter, it is still necessary to configure the ANSx registers in order to enable digital input buffers. Any I/O pins with an ANx function listed in red in the device Pin Diagrams will default to have the digital input buffer disabled.

REGISTER 11-1: ANSA: PORTA ANALOG SELECTION REGISTER

bit 15							bit 8
	—	—	—	_	_	_	_
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0

U-0	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	—		ANS	4[3:0]	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-4 Unimplemented: Read as '0'

bit 3-0

ANSA[3:0]: Analog Select Control bits

1 = Digital input buffer is not active (use for analog input)

0 = Digital input buffer is active

REGISTER 11-2: ANSB: PORTB ANALOG SELECTION REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	U-0	U-0	U-0	U-0
	ANSB[15:12] ⁽¹⁾			—	_	—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_				ANSB[4:0] ^(1,2)		
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknow			nown
bit 15-12	ANSB[15:12]	: Analog Selec	t Control bits ⁽	1)			
	1 = Digital inp 0 = Digital inp	out buffer is not out buffer is act	active (use fo ive	r analog input)			
bit 11-5	Unimplemen	ted: Read as '	0'				
bit 4-0	ANSB[4:0]: A	Analog Select C	Control bits ^(1,2))			
 1 = Digital input buffer is not active (use for analog input) 0 = Digital input buffer is active 							
Note 1:	ANSB[13:12,2:0]	are unimpleme	ented on 14-pi	n devices.			

2: ANSB[3] is unimplemented on 14-pin and 20-pin devices.

11.3 Input Change Notification

The Input Change Notification (ICN) function of the I/O ports allows the PIC24F16KL402 family of devices to generate interrupt requests to the processor in response to a Change-of-State (COS) on selected input pins. This feature is capable of detecting input Change-of-States, even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 23 external signals that may be selected (enabled) for generating an interrupt request on a Change-of-State.

There are six control registers associated with the Change Notification (CN) module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up/pull-down connected to it. The pull-ups act as a current source that is connected to the pin. The pull-downs act as a current sink to eliminate the need for external resistors when push button or keypad devices are connected.

On any pin, only the pull-up resistor or the pull-down resistor should be enabled, but not both of them. If the push button or the keypad is connected to VDD, enable the pull-down, or if they are connected to VSS, enable the pull-up resistors. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins.

Setting any of the control bits enables the weak pull-ups for the corresponding pins. The pull-downs are enabled separately, using the CNPD1 and CNPD2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-downs for the corresponding pins.

When the internal pull-up is selected, the pin uses VDD as the pull-up source voltage. When the internal pull-down is selected, the pins are pulled down to VSS by an internal resistor. Make sure that there is no external pull-up source/pull-down sink when the internal pull-ups/pull-downs are enabled.

Note: Pull-ups and pull-downs on Change Notification pins should always be disabled whenever the port pin is configured as a digital output.

EXAMPLE 11-1: PORT WRITE/READ EXAMPLE (ASSEMBLY LANGUAGE)

MOV	#0xFF00, W0	;	Configure PORTB<15:8> as inputs and PORTB<7:0> as outputs
MOV	W0, TRISB		
MOV	#0x00FF, W0	;	Enable PORTB<15:8> digital input buffers
MOV	W0, ANSB		
NOP		;	Delay 1 cycle
BTSS	PORTB, #13	;	Next Instruction

EXAMPLE 11-2: PORT WRITE/READ EXAMPLE (C LANGUAGE)

TRISB = 0xFF00;	// Configure PORTB<15:8> as inputs and PORTB<7:0> as outputs
ANSB = $0 \times 00 FF;$	// Enable PORTB<15:8> digital input buffers
NOP();	// Delay 1 cycle
if(PORTBbits.RB13 == 1)	// execute following code if PORTB pin 13 is set.
{	
}	

12.0 TIMER1

Note:	This data sheet summarizes the features of this group of PIC24F devices. It is not
	intended to be a comprehensive refer-
	ence source. For more information on
	Timers, refer to "Timers"
	(www.microchip.com/DS39704) in the
	"dsPIC33/PIC24 Family Reference
	Manual".

The Timer1 module is a 16-bit timer which can operate as a free-running, interval timer/counter, or serve as the time counter for a software-based Real-Time Clock (RTC). Timer1 is only reset on initial VDD power-on events. This allows the timer to continue operating as an RTC clock source through other types of device Reset.

Timer1 can operate in three modes:

- 16-Bit Timer
- 16-Bit Synchronous Counter
- 16-Bit Asynchronous Counter

Timer1 also supports these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation During CPU Idle and Sleep modes
- Interrupt on 16-Bit Period Register Match or Falling Edge of External Gate Signal

Figure 12-1 illustrates a block diagram of the 16-bit Timer1 module.

To configure Timer1 for operation:

- 1. Set the TON bit (= 1).
- Select the timer prescaler ratio using the TCKPS[1:0] bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Set or clear the TSYNC bit to configure synchronous or asynchronous operation.
- 5. Load the timer period value into the PR1 register.
- 6. If interrupts are required, set the Timer1 Interrupt Enable bit, T1IE. Use the Timer1 Interrupt Priority bits, T1IP[2:0], to set the interrupt priority.



© 2011-2019 Microchip Technology Inc.

REGISTER 12-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0		
TON		TSIDL	—	—	—	T1ECS1 ⁽¹⁾	T1ECS0 ⁽¹⁾		
bit 15							bit 8		
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0		
	TGATE	TCKPS1	TCKPS0	—	TSYNC	TCS			
bit 7							bit 0		
Logond									
R = Reada	able bit	W = Writable	hit	LI = Unimplen	nented hit read	d as '0'			
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own		
II Value		1 Bitle cot		Bit lo bio					
bit 15	TON: Timer1 1 = Starts 16 0 = Stops 16	TON: Timer1 On bit 1 = Starts 16-bit Timer1 0 = Stops 16-bit Timer1							
bit 14	Unimplemen	ted: Read as '	כי						
bit 13	TSIDL: Time	r1 Stop in Idle N	/lode bit						
	1 = Discontin 0 = Continue	ues module op s module opera	eration when d tion in Idle mo	levice enters Id de	le mode				
bit 12-10	Unimplemen	nted: Read as '	כ'	(4)					
bit 9-8	T1ECS [1:0]:	: Timer1 Extend	led Clock Sele	ct bits ⁽¹⁾					
	11 = Reserve 10 = Timer1 01 = Timer1 00 = Timer1	ed; do not use uses the LPRC uses the extern uses the Secon	as the clock s al clock from T dary Oscillator	ource ⁻ 1CK ⁻ (SOSC) as the	e clock source				
bit 7	Unimplemen	nted: Read as '	כ'						
bit 6	TGATE: Time	er1 Gated Time	Accumulation	Enable bit					
	When TCS =	<u>1:</u>							
	When TCS =	ored.							
	1 = Gated tir	ne accumulatio	n is enabled						
	0 = Gated tir	ne accumulatio	n is disabled						
bit 5-4	TCKPS[1:0]:	Timer1 Input C	lock Prescale	Select bits					
	11 = 1:256 10 = 1:64								
	01 = 1:8								
	00 = 1:1								
bit 3	Unimplemen	nted: Read as '	o'						
bit 2	TSYNC: Time	er1 External Clo	ock Input Sync	hronization Sel	ect bit				
	$\frac{When ICS}{1 = Synchrony}$	<u>1:</u> nizes external c	lock input						
	0 = Does not	t synchronize e	xternal clock ir	nput					
	When TCS =	0:							
	This bit is ign	ored.							
dit 1	ICS: limer1	Clock Source Source		EC9[1:0]					
	1 - 1 Interfactors 0 = 1 Internal	clock source is s	selected by 111	ະບວ[1.0]					
bit 0	Unimplemen	nted: Read as '	כ'						
Note 1:	The T1ECSx bits	are valid only v	when TCS = 1.						

TIMER2 MODULE 13.0

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on Timers, refer to "Timers" (www.microchip.com/DS39704) in the "dsPIC33/PIC24 Family Reference Manual".

The Timer2 module incorporates the following features:

- · 8-Bit Timer and Period registers (TMR2 and PR2, respectively)
- Readable and Writable (both registers)
- Software Programmable Prescaler (1:1, 1:4 and 1:16)
- Software Programmable Postscaler (1:1 through 1:16)
- · Interrupt on TMR2 to PR2 Match
- Optional Timer3 Gate on TMR2 to PR2 Match
- Optional Use as the Shift Clock for the MSSP modules

This module is controlled through the T2CON register (Register 13-1), which enables or disables the timer and configures the prescaler and postscaler. Timer2 can be shut off by clearing control bit, TMR2ON (T2CON[2]), to minimize power consumption.

The prescaler and postscaler counters are cleared when any of the following occurs:

- · A write to the TMR2 register
- · A write to the T2CON register
- Any device Reset (POR, BOR, MCLR or WDT Reset)

TMR2 is not cleared when T2CON is written.

A simplified block diagram of the module is shown in Figure 13-1.



FIGURE 13-1: TIMER2 BLOCK DIAGRAM

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—			—	—	—	_
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	IOWN
bit 15-7	Unimplemen	ted: Read as '	0'				
bit 6-3	T2OUTPS[3:0	0]: Timer2 Outp	out Postscale S	Select bits			
	1111 = 1:16 F	Postscale					
	1110 = 1:15 F	Postscale					
	•						
	•						
	0001 = 1:2 Po	ostscale					
	0000 = 1:1 Po	ostscale					
bit 2	TMR2ON: Tin	ner2 On bit					
	1 = Timer2 is	on					
	0 = 1 imer 2 is	οπ					
bit 1-0		: Timer2 Clock	Prescale Sele	ct bits			
	10 = Prescale	eris 16 Aris 1					
	00 = Prescale	eris 1					
		-					

REGISTER 13-1: T2CON: TIMER2 CONTROL REGISTER

14.0 TIMER3 MODULE

Note:	This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive
	reference source. For more information
	(www.microchip.com/DS39704) in the
	"dsPIC33/PIC24 Family Reference
	Manual".

The Timer3 timer/counter modules incorporate these features:

- Software-Selectable Operation as a 16-Bit Timer or Counter
- One 16-Bit Readable and Writable Timer Value Register

- Selectable Clock Source (internal or external) with Device Clock, SOSC or LPRC Oscillator Options
- Interrupt-on-Overflow
- Multiple Timer Gating Options, including:
 - User-selectable gate sources and polarity
 - Gate/toggle operation
 - Single Pulse (One-Shot) mode
- Module Reset on ECCP Special Event Trigger

The Timer3 module is controlled through the T3CON register (Register 14-1). A simplified block diagram of the Timer3 module is shown in Figure 14-1.

The Fosc clock source should not be used with the ECCP capture/compare features. If the timer will be used with the capture or compare features, always select one of the other timer clocking options.



FIGURE 14-1: TIMER3 BLOCK DIAGRAM

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_		_		—	—		—
bit 15							bit
	-	5444	-	5444.0	-		5444.0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
IMR3CS1	TMR3CS0	T3CKPS1	13CKPS0	13OSCEN	T3SYNC		IMR3ON
DIL 7							DIL
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown
bit 15-8	Unimplemen	ted: Read as '	0'				
bit 7-6	TMR3CS[1:0]: Timer3 Clock	Source Selec	t bits			
	11 = Low-Po	wer RC Oscilla	tor (LPRC)				
	10 = Externa	l clock source (selected by T3	CON[3])			
	01 = System	clock (Fosc)					
	00 = Instructi	on clock (FOSC	/2)				
bit 5-4	T3CKPS[1:0]	: Timer3 Input	Clock Prescale	e Select bits			
	11 = 1:8 Pres	scale value					
	10 = 1.4 Pres						
	00 = 1:1 Pres	scale value					
bit 3	T3OSCEN: T	ïmer3 Oscillato	r Enable bit				
	1 = SOSC (S	econdary Oscil	lator) is used a	s a clock source	e		
	0 = T3CK dig	ital input pin is	used as a cloc	k source			
bit 2	T3SYNC: Tin	ner3 External C	lock Input Syn	chronization Co	ntrol bit		
	When TMR30	CS[1:0] = 1x:					
	1 = Does not	synchronize th	e external cloc	k input			
	0 = Synchron	izes the extern	al clock input ⁽²)			
	When TMR30	CS[1:0] = 0x:					
hit 1		ored, Timers u	ses the internal	I CIOCK.			
	Unimplemen	ileu. Neau as	0				
hit 0	TMD20NI TH	mor? On hit					
bit 0	TMR3ON: Tir	mer3 On bit					

features.

2: This option must be selected when the timer will be used with ECCP/CCP.

REGISTER 14-2: T3GCON: TIMER3 GATE CONTROL REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_		—	—	—		—
bit 15						·	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-x	R/W-0	R/W-0
TMR3GE	T3GPOL	T3GTM	T3GSPM	T3GGO/ T3DONE	T3GVAL	T3GSS1	T3GSS0
bit 7							bit 0
r							
Legend:							
R = Readab	le bit	W = Writable I	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15-8	Unimplement	ted: Read as ')'				
bit 7	TMR3GE: Tim	ner3 Gate Enat	ole bit				
	If IMR3ON =	<u>0:</u>					
	If TMR3ON =	1·					
	1 = Timer cou	nting is control	led by the Time	er3 gate functio	n		
	0 = Timer cou	nts regardless	of the Timer3 g	gate function			
bit 6	T3GPOL: Tim	er3 Gate Polar	ity bit				
	1 = Timer gate 0 = Timer gate	e is active-high e is active-low ((Timer3 count Timer3 counts)	s when the gate when the gate	e is high) is low)		
bit 5	T3GTM: Time	er3 Gate Toggle	Mode bit				
	1 = Timer Ga	te Toggle mode	e is enabled.				
	0 = Timer Ga	te Toggle mode	e is disabled ar	nd toggle flip-flo	op is cleared		
hit /		per3 Gate Singl	e Pulse Mode	bit			
	1 = Timer Gat	e Single Pulse	mode is enabl	ed and is contr	olling the Time	r3 gate	
	0 = Timer Gat	e Single Pulse	mode is disab	led		io guie	
bit 3	T3GGO/T3DC	ONE: Timer3 G	ate Single Puls	se Acquisition S	Status bit		
	1 = Timer gat	e single pulse	acquisition is r	eady, waiting fo	or an edge		
	0 = Timer gat This bit is auto	e single pulse omatically clear	ed when T3G	SPM is cleared.	nas not been s	tarted	
bit 2	T3GVAL: Timer3 Gate Current State bit						
	Indicates the current state of the timer gate that could be provided to the TMR3 register; unaffected by the state of TMR3GE.					unaffected by	
bit 1-0	T3GSS[1:0]:	Timer3 Gate So	ource Select bi	ts			
	11 = Compara	ator 2 output					
	10 = Compara	ator 1 output					
	01 = IMR2 to	match PR2 ou	itput				
Note 1: Ir	nitializing T3GCC	DN prior to T3C	ON is recomm	ended.			

NOTES:

15.0 TIMER4 MODULE

Note:	This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive
	reference source. For more information
	on Timers, refer to " Timers "
	(www.microchip.com/DS39704) in the
	"dsPIC33/PIC24 Family Reference
	Manual".

The Timer4 module is implemented in PIC24FXXKL30X/40X devices only. It has the following features:

- 8-Bit Timer Register (TMR4)
- 8-Bit Period Register (PR4)
- Readable and Writable (all registers)
- Software Programmable Prescaler (1:1, 1:4, 1:16)
- Software Programmable Postscaler (1:1 to 1:16)
- Interrupt on TMR4 Match of PR4

The Timer4 module has a control register shown in Register 15-1. Timer4 can be shut off by clearing control bit, TMR4ON (T4CON[2]), to minimize power consumption. The prescaler and postscaler selection of Timer4 is controlled by this register.

The prescaler and postscaler counters are cleared when any of the following occurs:

- A write to the TMR4 register
- · A write to the T4CON register
- Any device Reset (POR, BOR, MCLR or WDT Reset)

TMR4 is not cleared when T4CON is written.

Figure 15-1 is a simplified block diagram of the Timer4 module.



FIGURE 15-1: TIMER4 BLOCK DIAGRAM

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_		—	—	—	—	
bit 15			•				bit 8
U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-7	Unimplemen	ted: Read as ')'				
bit 6-3	T4OUTPS[3:0	0]: Timer4 Outp	out Postscale S	Select bits			
	1111 = 1:16 F	Postscale					
	1110 = 1:15 F	Postscale					
	•						
	•						
	0001 = 1:2 Po	ostscale					
	0000 = 1:1 Po	ostscale					
bit 2	TMR4ON: Tin	ner4 On bit					
	1 = Timer4 is on						
	0 = Timer4 is	off					
bit 1-0	T4CKPS[1:0]	: Timer4 Clock	Prescale Sele	ct bits			
	10 = Prescale	eris 16					
	01 = Prescale	eris 4 Aris 1					

REGISTER 15-1: T4CON: TIMER4 CONTROL REGISTER

16.0 CAPTURE/COMPARE/PWM (CCP) AND ENHANCED CCP MODULES

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Capture/Compare/PWM module, refer to "Capture/Compare/PWM Modules (CCP and ECCP)" (www.microchip.com/ DS30673) in the "dsPIC33/PIC24 Family Reference Manual".

Depending on the particular device, PIC24F16KL402 family devices include up to three CCP and/or ECCP modules. Key features of all CCP modules include:

- 16-Bit Input Capture for a Range of Edge Events
- 16-Bit Output Compare with Multiple Output
 Options
- Single-Output Pulse-Width Modulation (PWM) with Up to Ten Bits of Resolution
- User-Selectable Time Base from Any Available Timer
- Special Event Trigger on Capture and Compare Events to Automatically Trigger a Range of Peripherals

ECCP modules also include these features:

- Operation in Half-Bridge and Full-Bridge (Forward and Reverse) Modes
- Pulse Steering Control Across Any or All Enhanced PWM Pins with User-Configurable Steering Synchronization
- User-Configurable External Fault Detect with Auto-Shutdown and Auto-Restart

PIC24FXXKL40X/30X devices instantiate three CCP modules, one Enhanced (ECCP1) and two standard (CCP2 and CCP3). All other devices instantiate two standard CCP modules (CCP1 and CCP2).

16.1 Timer Selection

On all PIC24F16KL402 family devices, the CCP and ECCP modules use Timer3 as the time base for capture and compare operations. PWM and Enhanced PWM operations may use either Timer2 or Timer4. PWM time base selection is done through the CCPTMRS0 register (Register 16-6).

16.2 CCP I/O Pins

To configure I/O pins with a CCP function, the proper mode must be selected by setting the CCPxM[3:0] bits.

Where the Enhanced CCP module is available, it may have up to four PWM outputs depending on the selected operating mode. These outputs are designated, P1A through P1D. The outputs that are active depend on the ECCP operating mode selected. To configure I/O pins for Enhanced PWM operation, the proper PWM mode must be selected by setting the PM[1:0] and CCPxM[3:0] bits.

FIGURE 16-1: GENERIC CAPTURE MODE BLOCK DIAGRAM



FIGURE 16-2: GENERIC COMPARE MODE BLOCK DIAGRAM



FIGURE 16-3: SIMPLIFIED PWM BLOCK DIAGRAM







REGISTER 16-1:	CCPxCON: CCPx CONTROL REGISTER	(STANDARD CCP MODULES)
		• • • • • • • • • • • • • • • • • • • •

				(-			,
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	DCxB1	DCxB0	CCPxM3 ⁽¹⁾	CCPxM2 ⁽¹⁾	CCPxM1 ⁽¹⁾	CCPxM0 ⁽¹⁾
bit 7	÷			·	•	•	bit 0
Legend:							
R = Readabl	le bit	W = Writable b	oit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-6	Unimplemen	ted: Read as '0	,				
bit 5-4	DCxB[1:0]: P	WM Duty Cycle	Bit 1 and Bit	0 for CCPx Mod	dule bits		
	Capture and (Compare modes	<u>s:</u>				
	Unused.						
	PWM mode:						
	These bits are	e the two Least	Significant bi	ts (bit 1 and bit	0) of the 10-bi	t PWM duty cy	cle. The eight
L: 1 0 0			(2) of the du	y cycle are loun			
DIT 3-0			viode Select d	DIIS			
	1111 = Reserved	rved					
	1101 = Rese	rved					
	1100 = PWM	mode					
	1011 = Comp	oare mode: Spe	cial Event Trig	ger; resets time	er on CCPx ma	tch (CCPxIF bi	t is set)
	1010 = Comp reflec	oare mode: Ger ts I/O state)	erates softwa	re interrupt on c	compare match	(CCPxIF bit is	set, CCPx pin
	1001 = Comp	pare mode: Initi set)	alizes CCPx p	oin high; on con	npare match, fo	orces CCPx pir	n low (CCPxIF
	1000 = Comp	pare mode: Initia	lizes CCPx pir	n low; on compar	re match, forces	SCCPx pin high	(CCPxIF bit is
	0111 = Cant	ire mode: Even	/ 16th rising e	dae			
	0110 = Captu	ire mode: Every	4th rising ed	qe			
	0101 = Captu	ure mode: Every	rising edge	5			
	0100 = Capt u	ure mode: Every	/ falling edge				
	0011 = Rese	rved			- 1.:. : 1)		
	0010 = Comp	pare mode: log	gies output on	match (CCPXII	- bit is set)		
	0001 = Reserved 0000 = Canture/Compare/PW/M is disabled (resets CCPx module)						

Note 1: CCPxM[3:0] = 1011 will only reset the timer and not start the A/D conversion on a CCPx match.

REGISTER 16-2: CCP1CON: ECCP1 CONTROL REGISTER (ECCP MODULES ONLY)⁽¹⁾

11-0	[]_0	U-0	U-0	U-0	U-0	U-0	U-0
			_	_	_	_	_
bit 15							bit 8
							2110
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PM1	PM0	DC1B1	DC1B0	CCP1M3 ⁽²⁾	CCP1M2 ⁽²⁾	CCP1M1 ⁽²⁾	CCP1M0 ⁽²⁾
bit 7		1			I		bit 0
Legend:							
R = Read	able bit	W = Writable b	oit	U = Unimplem	nented bit, read	l as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-8	Unimplemer	ted: Read as '0	,				
bit 7-6	PM[1:0]: Enh	nanced PWM Ou	Itput Configura	ation bits			
	If CCP1M[3:2	2] = 00, 01, 10:					
	xx = P1A is a	assigned as a cap	oture input or c	ompare output;	P1B, P1C and	P1D are assign	ed as port pins
	If CCP1M[3:2	<u>2] = 11:</u>	D4D :				
	11 = Full-brid 10 = Half-brid	dae output revers	se: P1B is mo A P1B are	dulated; P1C is modulated wit	s active; P1A ar h_dead-band	rd P1D are ina	ctive and P1D are
	assigne	ed as port pins		modulatod wit			
	01 = Full-brid	lge output forwa	rd: P1D is mo	dulated; P1A is	active; P1B, P	1C are inactive	e
	00 = Single c	output: P1A, P1B	, P1C and P1E	are controlled	by steering		
bit 5-4	DC1B[1:0]: F	PWM Duty Cycle	bit 1 and bit () for CCP1 Mod	dule bits		
	Capture and	Compare modes	<u>3</u> :				
	PWM mode [.]						
	These bits ar	e the two Least	Significant bit	ts (bit 1 and bit	0) of the 10-b	it PWM duty cy	cle. The eight
	Most Signific	ant bits (DC1B[9	:2]) of the dut	y cycle are four	nd in CCPR1L.	5 5	Ū
bit 3-0	CCP1M[3:0]:	ECCP1 Module	e Mode Select	bits ⁽²⁾			
	1111 = PWM	1 mode: P1A and	d P1C are acti	ve-low; P1B an	nd P1D are acti	ve-low	
	1110 = PWN	1 mode: P1A and 1 mode: P1A and	d P1C are acti	ve-low; P1B an	id P1D are acti nd P1D are act	ve-high	
	1100 = PWN	1 mode: P1A and	d P1C are acti	ve-high; P1B a	nd P1D are act	tive-high	
	1011 = Com	pare mode: Spe	cial Event Trig	ger; resets time	er on CCP1 ma	atch (CCPxIF b	it is set)
	1010 = Com	pare mode: Gen	erates softwa	re interrupt on c	compare match	(CCP1IF bit is	set, CCP1 pin
	1001 = Com	ors I/O state) pare mode: Initia	lizes CCP1 nii	hiah: on comr	are match for	es CCP1 pin la	w (CCP1IF bit
	is set	t)		ringn, on comp			
	1000 = Com bit is	pare mode: Initia set)	alizes CCP1 p	in low; on com	pare match, fo	rces CCP1 pin	high (CCP1IF
	0111 = Capt	ure mode: Every	v 16th rising e	dge			
	0110 = Capt	ure mode: Every	4th rising ed	ge			
	0101 = Capt	ure mode: Every	rising edge				
	0011 = Rese	erved	anny euge				
	0010 = Com	pare mode: Tog	gles output on	match (CCP1I	F bit is set)		
	0001 = Rese	erved	A/A :				
	0000 = Capt	ure/Compare/PV	WIM IS disabled	a (resets CCP1	module)		
Note 1:	This register is in configured as Re	nplemented only gister 16-1.	on PIC24FX	(KL40X/30X de	evices. For all o	other devices, C	CP1CON is

2: CCP1M[3:0] = 1011 will only reset the timer and not start the A/D conversion on a CCP1 match.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15							bit 8
D /// 0	DAMO	D /// 0	D /M/ 0		DANA	DAMA	D /// 0
R/W-U	R/W-U	R/W-0	R/W-U	R/W-0	R/W-0	R/W-0	R/W-U
ECCPASE	ECCPAS2	ECCPAST	ECCPASU	PSSACT	PSSACU	PSSBD1	PSSBD0 bit 0
							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15-8 bit 7 bit 6-4	Unimplement ECCPASE: E 1 = A shutdow 0 = ECCP out ECCPAS[2:0] 111 = VIL on 110 = VIL on 101 = VIL on 101 = VIL on 100 = VIL on 011 = Either C 010 = C2OUT 001 = C1OUT 000 = Auto-st	ted: Read as '0 CCP1 Auto-Sh vn event has ou puts are opera ECCP1 Auto- FLT0 pin, or eit FLT0 pin or C2 FLT0 pin or C1 FLT0 pin C10UT or C20 Comparator of comparator of nutdown is disa	y' utdown Event : ccurred; ECCP ting Shutdown Sou her C1OUT or OUT comparat OUT comparat OUT comparat UT is high utput is high utput is high bled	Status bit outputs are in urce Select bits C2OUT is high or output is hig or output is hig	a shutdown sta h h	ıte	
bit 3-2	PSSAC[1:0]: 1x = P1A and 01 = Drive pir 00 = Drive pir	P1A and P1C P1C pins tri-st ns, P1A and P1 ns, P1A and P1	Pins Shutdown ate C, to '1' C, to '0'	n State Control I	bits		
bit 1-0	PSSBD[1:0]: 1x = P1B and 01 = Drive pir 00 = Drive pir	P1B and P1D P1D pins tri-st ns, P1B and P1 ns, P1B and P1	Pins Shutdown ate D, to '1' D, to '0'	State Control I	pits		
Note 1: Th	iis register is im	plemented only	on PIC24FXX ((KL40X/30X de	evices.		

REGISTER 16-3: ECCP1AS: ECCP1 AUTO-SHUTDOWN CONTROL REGISTER⁽¹⁾

Note 1: The auto-shutdown condition is a level-based signal, not an edge-based signal. As long as the level is present, the auto-shutdown will persist.

2: Writing to the ECCPASE bit is disabled while an auto-shutdown condition persists.

3: Once the auto-shutdown condition has been removed and the PWM restarted (either through firmware or auto-restart), the PWM signal will always restart at the beginning of the next PWM period.

REGISTER 16-4: ECCP1DEL: ECCP1 ENHANCED PWM CONTROL REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—			_	_	_	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PRSEN	PDC6	PDC5	PDC4	PDC3	PDC2	PDC1	PDC0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at l	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			iown
bit 15-8	Unimplement	ted: Read as 'o)'				
bit 7	PRSEN: PWN	I Restart Enab	le bit				
	1 = Upon aut	o-shutdown, the	e ECCPASE bi	t clears automa	atically once the	e shutdown eve	nt goes away;
	the PWM restarts automatically						
	0 = Upon auto-shutdown, ECCPASE must be cleared by software to restart the PWM						
bit 6-0	PDC[6:0]: PW	/M Delay Coun	it bits				
PDCn = Number of Fcy (Fosc/2) cycles between the scheduled time when a PWM signal should							
	trans	ition active and	the actual tim	ne it transitions	active.		

Note 1: This register is implemented only on PIC24FXXKL40X/30X devices.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—
bit 15							bit 8
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1
CMPL1	CMPL0	—	STRSYNC	STRD	STRC	STRB	STRA
bit 7							bit 0
Legend:							
R = Reada	ble bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	lown
bit 15-8	Unimplemen	ted: Read as '), D,				
bit 7-6	CMPL[1:0]: (Complementary	Mode Output	Assignment Ste	eering bits		
	00 = Comple	mentary output	assignment is	disabled; the S	TR[D:A] bits a	re used to deter	rmine Steering
	01 = P1A and	d P1B are seled	ted as the con	nplementary ou	Itput pair		
	10 = P1A an	d P1C are seled	cted as the con	nplementary ou	itput pair		
	11 = P1A and	d P1D are seled	cted as the con	nplementary ou	itput pair		
bit 5	Unimplemen	ted: Read as '	כ'				
bit 4	STRSYNC: S	Steering Sync bi	it				
	1 = Output s	teering update	occurs on the r	next PWM perio	od Linetruction ove	lo boundary	
hit 3	STRD: Steeri	ing Enable D bi		eginning of the		le boundary	
DILO	1 = P1D nin	has the PWM v	vaveform with i	onlarity control	from CCP1MI1	01	
	0 = P1D pin	is assigned to p	ort pin	solarity control			
bit 2	STRC: Steeri	ing Enable C bi	t				
	1 = P1C pin	has the PWM v	vaveform with	oolarity control	from CCP1M[1	:0]	
	0 = P1C pin	is assigned to p	oort pin				
bit 1	STRB: Steer	ing Enable B bit	t				
	1 = P1B pin	has the PWM w	vaveform with p	polarity control	from CCP1M[1	:0]	
L:1 0	$0 = P^{T}B pin$	is assigned to p	ort pin				
DITU		Ing Enable A bli	[alarity control	from CCD1MI1	.01	
	1 - PTA pin 0 = P1A pin	is assigned to p	ort pin			.0]	
	This register is o	nlv implementer	1 on PIC2/FX	(KI 10X/30X da	itibhe nl active	ion PW/M Steel	rina mode is

REGISTER 16-5: PSTR1CON: ECCP1 PULSE STEERING CONTROL REGISTER⁽¹⁾

Note 1: This register is only implemented on PIC24FXXKL40X/30X devices. In addition, PWM Steering mode is available only when CCP1M[3:2] = 11 and PM[1:0] = 00.

REGISTER 16-6: CCPTMRS0: CCP TIMER SELECT CONTROL REGISTER 0⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15						·	bit 8
U-0	R/W-0	U-0	U-0	R/W-0	U-0	U-0	R/W-0
—	C3TSEL0	—	—	C2TSEL0	—	—	C1TSEL0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	
bit 15-7	Unimplement	ted: Read as ')'				
bit 6	C3TSEL0: CO	CP3 Timer Sele	ection bit				
	1 = CCP3 use	s TMR3/TMR4	ŀ				
	0 = CCP3 use	es TMR3/TMR2	2				
bit 5-4	Unimplement	ted: Read as ')'				
bit 3	C2TSEL0: CC	CP2 Timer Sele	ection bit				
	1 = CCP2 uses TMR3/TMR4						
	0 = CCP2 uses TMR3/TMR2						
bit 2-1	Unimplement	ted: Read as ')'				
bit 0	C1TSEL0: CO	CP1/ECCP1 Tir	ner Selection bi	it			
	1 = CCP1/EC	CP1 uses TMF	R3/TMR4				
	0 = CCP1/EC	CP1 uses TMF	R3/TMR2				

Note 1: This register is unimplemented on PIC24FXXKL20X/10X devices; maintain as '0'.

NOTES:

17.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP)

Note:	This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive refer-
	ence source. For more information on
	MSSP, refer to "Master Synchronous
	Serial Port (MSSP)"
	(www.microchip.com/DS30627) in the
	"dsPIC33/PIC24 Family Reference
	Manual".

The Master Synchronous Serial Port (MSSP) module is an 8-bit serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, Shift registers, display drivers, A/D Converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)
 - Full Master mode
 - Slave mode (with general address call)

The SPI interface supports these modes in hardware:

- Master mode
- Slave mode
- · Daisy-Chaining Operation in Slave mode
- Synchronized Slave Operation

The I^2C interface supports the following modes in hardware:

- Master mode
- · Multi-Master mode
- Slave mode with 10-Bit And 7-Bit Addressing and Address Masking
- Byte NACKing
- Selectable Address and Data Hold and Interrupt
 Masking

17.1 I/O Pin Configuration for SPI

In SPI Master mode, the MSSP module will assert control over any pins associated with the SDOx and SCKx outputs. This does not automatically disable other digital functions associated with the pin, and may result in the module driving the digital I/O port inputs. To prevent this, the MSSP module outputs must be disconnected from their output pins while the module is in SPI Master mode. While disabling the module temporarily may be an option, it may not be a practical solution in all applications.

The SDOx and SCKx outputs for the module can be selectively disabled by using the SDOxDIS and SCKxDIS bits in the PADCFG1 register (Register 17-10). Setting the bit disconnects the corresponding output for a particular module from its assigned pin.











FIGURE 17-4: MSSPx BLOCK DIAGRAM (I²C MASTER MODE)



© 2011-2019 Microchip Technology Inc.

REGISTER 17-1:	SSPxSTAT: MSSPx STATUS REGISTER (SPI MODE)
----------------	--

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	—	—		—	—	—	—	
bit 15							bit 8	
R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0	
SMP	CKE ⁽¹⁾	D/A	Р	S	R/W	UA	BF	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable bit U = Unimplemented bit, read as '0'						
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	
bit 15-8	Unimplemen	ted: Read as '0	,					
bit 7	SMP: Sample	e bit						
	<u>SPI Master m</u>	<u>ode:</u>						
	1 = Input data	are sampled a	t the end of da	ta output time	20			
		are sampled a	t the middle of		ne			
	SMP must be	cleared when S	SPI is used in S	Slave mode.				
bit 6	CKE: SPI Clo	ock Select bit ⁽¹⁾						
	1 = Transmit o	occurs on trans	ition from activ	e to Idle clock	state			
	0 = Transmit o	occurs on trans	ition from Idle	to active clock	state			
bit 5	D/A: Data/Ad	dress bit						
	Used in I ² C m	node only.						
bit 4	P: Stop bit							
	Used in I ² C m	node only. This l	bit is cleared w	hen the MSSF	ox module is di	sabled; SSPEN	l is cleared.	
bit 3	S: Start bit							
	Used in I ² C m	node only.						
bit 2	R/W: Read/W	rite Information	bit					
	Used in I ² C m	node only.						
bit 1	UA: Update A	ddress bit						
	Used in I ² C m	node only.						
bit 0	BF: Buffer Fu	Il Status bit						
	1 = Receive is	s complete, SSI	-XBUF is full	moty				
		s not complete,		mpty				

Note 1: The polarity of the clock state is set by the CKP bit (SSPxCON1[4]).

REGISTER 17-2: SSPxSTAT: MSSPx STATUS REGISTER (I²C MODE)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0	
SMP	CKE	D/A	P ⁽¹⁾	S ⁽¹⁾	R/W	UA	BF	
bit 7 bit 0								

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-8	8	Unimplemented: Read as '0'
bit 7		SMP: Slew Rate Control bit
		In Master or Slave mode:
		1 = Slew rate control is disabled for Standard Speed mode (100 kHz and 1 MHz) 0 = Slew rate control is enabled for High-Speed mode (400 kHz)
bit 6		CKE: SMBus Select bit
		In Master or Slave mode:
		1 = Enables SMBus specific inputs
hit 5		
DILG		DIA. Data/Address bit
		Reserved.
		In Slave mode:
		1 = Indicates that the last byte received or transmitted was data
		0 = Indicates that the last byte received or transmitted was address
bit 4		P: Stop bit ⁽¹⁾
		 I = Indicates that a Stop bit has been detected last Stop bit was not detected last
bit 3		S : Start bit ⁽¹⁾
		1 = Indicates that a Start bit has been detected last
		0 = Start bit was not detected last
bit 2		R/W: Read/Write Information bit
		In Slave mode: ⁽²⁾
		1 = Read
		0 – vville
		1 = Transmit is in progress
		0 = Transmit is not in progress
bit 1		UA: Update Address bit (10-Bit Slave mode only)
		1 = Indicates that the user needs to update the address in the SSPxADD register
		0 = Address does not need to be updated
Note	1:	This bit is cleared on Reset and when SSPEN is cleared.
:	2:	This bit holds the R/ \overline{W} bit information following the last address match. This bit is only valid from the

3: ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSPx is in Active mode.

REGISTER 17-2: SSPxSTAT: MSSPx STATUS REGISTER (I²C MODE) (CONTINUED)

- BF: Buffer Full Status bit
- In Transmit mode:

bit 0

- 1 = Transmit is in progress, SSPxBUF is full
- 0 = Transmit is complete, SSPxBUF is empty
- In Receive mode:
- 1 = SSPxBUF is full (does not include the \overline{ACK} and Stop bits)
- 0 = SSPxBUF is empty (does not include the \overline{ACK} and Stop bits)
- **Note 1:** This bit is cleared on Reset and when SSPEN is cleared.
 - 2: This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next Start bit, Stop bit or not ACK bit.
 - 3: ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSPx is in Active mode.

11.0	11.0	11.0	11.0	11.0	11.0	11.0	11.0				
0-0	0-0	0-0	0-0	0-0	0-0	0-0	0-0				
	—	—		—	—	—					
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
WCOL	SSPOV ⁽¹⁾	SSPEN ⁽²⁾	CKP	SSPM3 ⁽³⁾	SSPM2 ⁽³⁾	SSPM1 ⁽³⁾	SSPM0 ⁽³⁾				
bit 7							bit C				
l ogond:											
R = Readab	le bit	W = Writable b	bit	U = Unimplerr	ented bit. read	l as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown				
bit 15-8	Unimplemer	nted: Read as '0	,								
bit 7	WCOL: Write	Collision Detec	t bit								
	1 = The SSP	1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared									
	in softwa	in software)									
	0 = No collisi	ion									
bit 6	SSPOV: MSS	SPx Receive Ov	erflow Indicate	or bit ⁽¹⁾							
	SPI Slave mode:										
	1 = A new byte is received while the SSPxBUF register is still holding the previous data. In case of over-										
	tlow, the data in SSPxSR are lost. Overflow can only occur in Slave mode. The user must read the										
	0 = No overflow										
bit 5	SSPEN: MSS	SPx Enable bit ⁽²)								
	1 = Enables	$L =$ Enables serial port and configures SCKx, SDOx, SDIx and \overline{SSx} as serial port pins									
	0 = Disables	serial port and o	onfigures the	se pins as I/O p	ort pins						
bit 4	CKP: Clock F	Polarity Select b	it								
	1 = Idle state	1 = Idle state for clock is a high level									
	0 = Idle state	for clock is a lo	w level								
bit 3-0	SSPM[3:0]: [MSSPx Mode Se	elect bits ⁽³⁾								
	1010 = SPI N	Master mode, Cl	ock = Fosc/(2	* ([SSPxADD]	+ 1)) ⁽⁴⁾						
	0101 = SPI S	Blave mode, Cloo	ck = SCKx pin	; <u>SSx pin contro</u>	l is disabled, S	Sx can be used	l as an I/O pin				
	0100 = SPIS	Slave mode, Clo	ck = SCKx pir	n; SSx pin contr	ol is enabled						
	0011 = SPIN	viaster mode, Cl	OCK = IMR2C	ouiput/2							

- 0010 = SPI Master mode, Clock = Fosc/32
- 0001 = SPI Master mode, Clock = Fosc/8
- 0000 = SPI Master mode, Clock = Fosc/2
- **Note 1:** In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPxBUF register.
 - 2: When enabled, these pins must be properly configured as input or output.
 - **3:** Bit combinations not specifically listed here are either reserved or implemented in I²C mode only.
 - 4: SSPxADD value of '0' is not supported when the Baud Rate Generator is used in SPI mode.

REGISTER 17-4: SSPxCON1: MSSPx CONTROL REGISTER 1 (I²C MODE)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	_	—	_	_	—	—	—				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
WCOL	SSPOV	SSPEN ⁽¹⁾	CKP	SSPM3 ⁽²⁾	SSPM2 ⁽²⁾	SSPM1 ⁽²⁾	SSPM0 ⁽²⁾				
bit 7							bit 0				
Legend:	Legend:										
R = Read	able bit	W = Writable b	it	U = Unimplem	ented bit, read	as '0'					
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own				
bit 15-8	Unimplemented: Read as '0'										
bit 7	WCOL: Write	Collision Detect	bit								
	In Master Iran	<u>nsmit mode:</u> o_the_SSPyBLI	= register wa	s attempted wh	ile the l^2 C co	nditions were u	not valid for a				
	transmiss	ion to be started	I (must be clea	ared in software)		nultions were i					
	0 = No collisio	on	X .	,							
	In Slave Trans	<u>smit mode:</u>									
	1 = The SSPx	(BUF register is v	vritten while it is	s still transmitting	the previous wo	rd (must be clea	red in software)				
	In Receive mo	ode (Master or S	lave modes).								
	This is a "don'	t care" bit.	<u>iare medeoj.</u>								
bit 6	SSPOV: MSS	Px Receive Ove	rflow Indicator	⁻ bit							
	In Receive mo	ode:									
	1 = A byte is re	eceived while the	SSPxBUF reg	ister is still holding	g the previous by	/te (must be clea	red in software)				
	In Transmit m	ode.									
	This is a "don'	t care" bit in Tra	nsmit mode.								
bit 5	SSPEN: MSS	Px Enable bit ⁽¹⁾									
	1 = Enables th	ne serial port and	d configures th	e SDAx and SC	Lx pins as the s	serial port pins					
	0 = Disables t	he serial port an	d configures tl	nese pins as I/O	port pins						
bit 4	CKP: SCLx R	elease Control b	bit								
	In Slave mode	<u>elock</u>									
	0 = Holds cloc	clock k low (clock stre	etch); used to e	ensure data setu	ıp time						
	In Master mod	<u>le:</u>	,,								
	Unused in this	s mode.									
bit 3-0	SSPM[3:0]: M	ISSPx Mode Se	lect bits ⁽²⁾								
	$1111 = I^2 C SI_1$	ave mode, 10-bi	t address with	Start and Stop I	bit interrupts is e	enabled					
	$1110 = I^2C$ Si $1011 = I^2C$ Fi	ave mode, 7-bit rmware Controll	address with a ed Master mod	start and Stop bi de (Slave Idle)	it interrupts is er	napied					
	$1000 = I^2 C M_1$	aster mode, Clo	ck = Fosc/(2 *	([SSPxADD] +	1)) (3)						
	$0111 = I^2 C SI_2$	ave mode, 10-bi	t address	-							
	0110 = I ² C SI	ave mode, 7-bit	address								
Note 1:	When enabled	l, the SDAx and	SCLx pins mu	st be configured	l as inputs.						
2:	Bit combination	ns not specifical	ly listed here a	are either reserv	ed or implemen	ted in SPI mode	e only.				

3: SSPxADD values of 0, 1 or 2 are not supported when the Baud Rate Generator is used with I^2C mode.

REGISTER 17-5: SSPxCON2: MSSPx CONTROL REGISTER 2 (I²C MODE)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
		—	_	_	—					
bit 15							bit 8			
-										
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
GCEN	ACKSTAT	ACKDT ⁽¹⁾	ACKEN ⁽²⁾	RCEN ⁽²⁾	PEN ⁽²⁾	RSEN ⁽²⁾	SEN ⁽²⁾			
bit 7							bit 0			
.]			
Legend:	Legend:									
R = Read	able bit	W = Writable	oit	U = Unimplen	nented bit, read	l as '0'				
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own			
bit 15-8	Unimplemen	ted: Read as ')'							
dit 7	GCEN: Gene	ral Call Enable	bit (Slave mod	ie only)) is reasived in	the SSDVSD				
	1 = Enables in 0 = General o	all address is d	i general call a lisabled							
bit 6	ACKSTAT: A	cknowledge Sta	itus bit (Maste	r Transmit mod	e onlv)					
	1 = Acknowle	dge was not re	ceived from sla	ave	57					
	0 = Acknowle	dge was receiv	ed from slave							
bit 5	ACKDT: Ackr	nowledge Data	bit (Master Re	ceive mode onl	y) ⁽¹⁾					
	1 = No Ackno	wledge								
L:4 4		age Resultation Comm	onoo Enchio k		a ant ()(2)					
DIL 4	1 - Initiates	Acknowledge			eony)~	transmite ACk	(DT data bit:			
	automati	cally cleared by	hardware	SDAX and SC	JL⊼ pins, anu		CDT Gata Dit,			
	0 = Acknowle	edge sequence	is Idle							
bit 3	RCEN: Recei	ve Enable bit (I	Master Receiv	e mode only) ⁽²⁾						
	1 = Enables F	Receive mode f	or I ² C							
1.11.0										
bit 2	PEN: Stop Co	ondition Enable	DIT (Master mo	ode only)	nationly cloars	d by bordword				
	1 = Initiates S 0 = Stop conditions	dition is Idle	n SDAx and S	CLX pins, autor	naucally cleare	o by hardware				
bit 1	RSEN: Repea	ated Start Cond	ition Enable bi	it (Master mode	e only) ⁽²⁾					
	1 = Initiates F	Repeated Start	condition on S	DAx and SCLx	pins; automati	cally cleared by	/ hardware			
	0 = Repeated	d Start conditior	n is Idle							
bit 0	SEN: Start Co	ondition Enable	bit ⁽²⁾							
	Master Mode:	tort condition o	n SDAy and S	CL v nine: outor	matically alcore	d by bardwara				
	0 = Start cond	dition is Idle	II SDAx and S	CLX pins, autor		a by hardware				
	Slave Mode:									
	1 = Clock stre	etching is enabl	ed for both sla	ve transmit and	l slave receive	(stretch is enab	oled)			
	0 = Clock stre	etching is disab	ed							
Note 1:	The value that wil	ll be transmitted	d when the use	er initiates an A	cknowledge se	quence at the e	end of a			
2:	If the I ² C module	is active. these	bits may not b	pe set (no spoo	ling) and the S	SPxBUF mav n	ot be written			
	(or writes to the S	SPxBUF are d	isabled).	(5400	3,					

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—
bit 15	·			·			bit 8
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ACKTIN	M PCIE	SCIE	BOEN ⁽¹⁾	SDAHT	SBCDE	AHEN	DHEN
bit 7							bit 0
Legend:							
R = Read	able bit	W = Writable I	oit	U = Unimplem	nented bit, read	l as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-8	Unimplemen	ted: Read as '()'				
bit 7	ACKTIM: Ack	nowledge Time	e Status bit (I ² 0	C mode only)			
	Unused in SP	l mode.		_			
bit 6	PCIE: Stop C	ondition Interru	pt Enable bit (l	² C mode only)			
	Unused in SP	l mode.		2			
bit 5	SCIE: Start C	ondition Interru	pt Enable bit (I ² C mode only)			
	Unused in SP	'l mode.					
bit 4	BOEN: Buffer	r Overwrite Ena	ble bit ⁽¹⁾				
	In SPI Slave r	<u>mode:</u>					
	1 = SSPXBU	F updates ever	y time that a ne I with the RF h	ew data byte is	sniπed in, igno STAT register a	oring the BF bit	SSPOV bit of
	the SSPx	CON1 register	is set and the	buffer is not up	dated		
bit 3	SDAHT: SDA	x Hold Time Se	election bit (I ² C	mode only)			
	Unused in SP	l mode.					
bit 2	SBCDE: Slav	e Mode Bus Co	ollision Detect	Enable bit (I ² C	Slave mode or	nly)	
	Unused in SP	l mode.					
bit 1	AHEN: Addre	ss Hold Enable	bit (I ² C Slave	mode only)			
	Unused in SP	l mode.					
bit 0	DHEN: Data I	Hold Enable bit	(Slave mode of	only)			
	Unused in SP	l mode.					
Note 1:	For daisy-chained when a new byte	SPI operation: is received and	Allows the us BF = 1, but h	er to ignore all b ardware continu	out the last reco ues to write the	eived byte. SSF e most recent b	POV is still set yte to

REGISTER 17-6: SSPxCON3: MSSPx CONTROL REGISTER 3 (SPI MODE)

SSPxBUF.
REGISTER 17-7: SSPxCON3: MSSPx CONTROL REGISTER 3 (I²C MODE)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
		_					
bit 15							bit 8
R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ACKTIM	²⁾ PCIE	SCIE	BOEN	SDAHT	SBCDE	AHEN	DHEN
bit 7							bit 0
Legend:			•.				
R = Reada	able bit	W = Writable b	oit		nented bit, read	as '0'	
-n = value	at POR	"I" = Bit is set		$0^{\circ} = Bit is clea$	ared	x = Bit is unkn	own
bit 15 Q	Unimplomon	tod: Pood as 'o	,				
bit 7		rowledge Time	Status hit(2)				
	1 = Indicates	the I ² C bus is in	an Acknowlee	dae seauence.	set on the 8 th f	alling edge of t	ne SCLx clock
	0 = Not an Ac	knowledge sequ	uence, cleared	d on the 9 th risi	ng edge of the	SCLx clock	
bit 6	PCIE: Stop Co	ondition Interrup	ot Enable bit				
	1 = Enables ir	nterrupt on dete	ction of a Stop	o condition			
L:4 C		ction interrupts a	are disabled	/			
DILO	1 - Enables in	onation interrup	otion of the St	art or Restart o	onditions		
	0 = Start dete	ction interrupts	are disabled ⁽¹⁾)	onations		
bit 4	BOEN: Buffer	r Overwrite Enal	ble bit				
	I ² C Master me	ode:					
	This bit is igno	ored.					
	1 = SSPxBUI	<u>de:</u> F is updated and	l an <u>ACK</u> is de	enerated for a re	eceived addres	s/data byte, ign	oring the state
	of the SS	POV bit only if t	the BF bit = 0			,	g
	0 = SSPxBU	F is only update	d when SSPC	V is clear			
bit 3	SDAHT: SDA	x Hold Time Sel	lection bit	6 4 6 W			
	1 = Minimum 0 = Minimum	of 300 ns hold t of 100 ns hold t	ime on SDAx	after the falling after the falling	edge of SCLx edge of SCLx		
bit 2	SBCDE: Slav	e Mode Bus Co	Ilision Detect I	Enable bit (Slav	ve mode only)		
	1 = Enables s	lave bus collisio	on interrupts				
	0 = Slave bus	collision interru	ipts are disabl	ed			
bit 1	AHEN: Addre	ess Hold Enable	bit (Slave mo	de only)			
	$\perp = Following SSPxCO$	N1 register will	be cleared and	t for a matching d SCLx will be	g received add held low	ress byte; the (SKP bit of the
	0 = Address	holding is disabl	led				
bit 0	DHEN: Data I	Hold Enable bit	(Slave mode o	only)			
	1 = Following	the 8 th falling e	edge of SCLx f	for a received c	lata byte; slave	hardware clea	rs the CKP bit
	of the SS 0 = Data hold	PXCON1 registed	er and SCLX is	s neid low			
				•			
Note 1:	I his bit has no eff enabled.	tect in Slave mo	des for which	Start and Stop	condition dete	ction is explicitly	y listed as

2: The ACKTIM status bit is active only when the AHEN bit or DHEN bit is set.

REGISTER 17-8: SSPxADD: MSSPx SLAVE ADDRESS/BAUD RATE GENERATOR REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
		—		—		—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ADD	D[7:0]			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bi	t	U = Unimplem	nented bit, read	l as '0'	

'0' = Bit is cleared

bit 15-8 Unimplemented: Read as '0'

-n = Value at POR

bit 7-0 ADD[7:0]: Slave Address/Baud Rate Generator Value bits <u>SPI Master and I²C[™] Master modes:</u> Reloads value for Baud Rate Generator. Clock period is (([SPxADD] + 1) *2)/Fosc. <u>I²C Slave modes:</u> Represents seven or eight bits of the slave address, depending on the addressing mode used: 7-Bit mode: Address is ADD[7:1]; ADD[0] is ignored. 10-Bit LSb mode: ADD[7:0] are the Least Significant bits of the address. 10-Bit MSb mode: ADD[2:1] are the two Most Significant bits of the address; ADD[7:3] are always '11110' as a specification requirement, ADD[0] is ignored.

REGISTER 17-9: SSPxMSK: I²C SLAVE ADDRESS MASK REGISTER

'1' = Bit is set

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	_	—
bit 15				- -			bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			MSK	[7:0] ⁽¹⁾			
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable I	bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknow		nown		
bit 15-8	Unimpleme	nted: Read as 'o)'				
bit 7-0	MSK[7:0]: S	lave Address Ma	ask Select bits	(1)			

1 = Masking of corresponding bit of SSPxADD is enabled

0 = Masking of corresponding bit of SSPxADD is disabled

Note 1: MSK0 is not used as a mask bit in 7-bit addressing.

x = Bit is unknown

REGISTER 17-10: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

	11.0	11.0	11.0				
0-0	0-0	0-0	0-0				
	—	—	—	SDO2DIS(")	SCK2DIS(1)	SDO1DIS	SCK1DIS
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—		—	—
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	pit	U = Unimplem	ented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
<u> </u>							
bit 15-12	Unimplement	ted: Read as 'o)'				
bit 11	SDO2DIS: MS	SSP2 SDO2 Pi	n Disable bit ⁽¹⁾				
	1 = The SPI output data (SDO2) of MSSP2 to the pin are disabled						
	0 = The SPI output data (SDO2) of MSSP2 are output to the pin						
	0 = The SPI	output data (SD	O2) of MSSP2	2 are output to t	he pin		
bit 10	0 = The SPI of SCK2DIS: MS	output data (SE SSP2 SCK2 Pir	02) of MSSP2 Disable bit ⁽¹⁾	2 are output to t	he pin		
bit 10	0 = The SPI of SCK2DIS: MS 1 = The SPI of	output data (SE SSP2 SCK2 Pir clock (SCK2) of	02) of MSSP2 Disable bit ⁽¹⁾ MSSP2 to the	2 are output to t	he pin I		
bit 10	0 = The SPI 0 SCK2DIS: MS 1 = The SPI 0 0 = The SPI 0	output data (SD SSP2 SCK2 Pir clock (SCK2) of clock (SCK2) of	Disable bit ⁽¹⁾ MSSP2 to the MSSP2 is out	2 are output to t pin is disabled put to the pin	he pin I		
bit 10 bit 9	0 = The SPI (SCK2DIS: MS 1 = The SPI (0 = The SPI (SD01DIS: MS	butput data (SE SSP2 SCK2 Pir clock (SCK2) of clock (SCK2) of SSP1 SDO1 Pir	Disable bit ⁽¹⁾ MSSP2 to the MSSP2 to the MSSP2 is out Disable bit	e pin is disabled pin is disabled	he pin I		
bit 10 bit 9	0 = The SPI of SCK2DIS: MS 1 = The SPI of 0 = The SPI of SD01DIS: MS 1 = The SPI of	output data (SE SSP2 SCK2 Pir clock (SCK2) of clock (SCK2) of SSP1 SDO1 Pir output data (SE	Disable bit ⁽¹⁾ MSSP2 to the MSSP2 to the MSSP2 is out Disable bit MSSP1 of MSSP1	2 are output to t e pin is disabled put to the pin	he pin I disabled		
bit 10 bit 9	0 = The SPI (SCK2DIS: MS 1 = The SPI (0 = The SPI (SDO1DIS: MS 1 = The SPI (0 = The SPI (output data (SE SSP2 SCK2 Pir clock (SCK2) of clock (SCK2) of SSP1 SDO1 Pir output data (SE output data (SE	102) of MSSP2 1 Disable bit ⁽¹⁾ 1 MSSP2 to the 1 MSSP2 is out 1 Disable bit 101) of MSSP1 101) of MSSP1	2 are output to t e pin is disablec put to the pin I to the pin are are output to t	he pin I disabled he pin		
bit 10 bit 9 bit 8	0 = The SPI 0 SCK2DIS: MS 1 = The SPI 0 SDO1DIS: MS 1 = The SPI 0 0 = The SPI 0 0 = The SPI 0 SCK1DIS: MS	SP2 SCK2 Pir SSP2 SCK2 Pir clock (SCK2) of clock (SCK2) of SSP1 SDO1 Pir output data (SC output data (SC SSP1 SCK1 Pir	102) of MSSP2 1 Disable bit ⁽¹⁾ 1 MSSP2 to the 1 MSSP2 is out 1 Disable bit 101) of MSSP1 101) of MSSP1 101) of MSSP1 1 Disable bit	2 are output to t e pin is disabled put to the pin I to the pin are I are output to t	he pin I disabled he pin		
bit 10 bit 9 bit 8	0 = The SPI of SCK2DIS: MS 1 = The SPI of D = The SPI of SD01DIS: MS 1 = The SPI of C = The SPI of SCK1DIS: MS 1 = The SPI of	butput data (SE SSP2 SCK2 Pir clock (SCK2) of SSP1 SDO1 Pir butput data (SE butput data (SE SSP1 SCK1 Pir clock (SCK1) of	Disable bit ⁽¹⁾ MSSP2 to the MSSP2 to the MSSP2 is out Disable bit D(1) of MSSP1 D(1) of MSSP1 Disable bit MSSP1 to the	2 are output to t e pin is disabled put to the pin I to the pin are are output to t e pin is disabled	he pin I disabled he pin I		
bit 10 bit 9 bit 8	0 = The SPI of SCK2DIS: MS 1 = The SPI of 0 = The SPI of SD01DIS: MS 1 = The SPI of 0 = The SPI of SCK1DIS: MS 1 = The SPI of 0 = The SPI of	butput data (SE SSP2 SCK2 Pir clock (SCK2) of SSP1 SDO1 Pir butput data (SE butput data (SE SSP1 SCK1 Pir clock (SCK1) of clock (SCK1) of	102) of MSSP2 102) of MSSP2 10 Disable bit 10380 Disable bit 101) of MSSP1 101) of MSSP1 101) of MSSP1 101 Disable bit 10380 Disable bit 10380 Disable bit 10380 Disable bit	2 are output to t e pin is disabled put to the pin I to the pin are are output to t e pin is disabled put to the pin	he pin I disabled he pin I		

Note 1: These bits are implemented only on PIC24FXXKL40X/30X devices.

NOTES:

18.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note:	This data sheet summarizes the features
	of this group of PIC24F devices. It is not
	intended to be a comprehensive refer-
	ence source. For more information on the
	Universal Asynchronous Receiver
	Transmitter, refer to "UART"
	(www.microchip.com/DS39708) in the
	"dsPIC33/PIC24 Family Reference
	Manual".

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in this PIC24F device family. The UART is a full-duplex, asynchronous system that can communicate with peripheral devices, such as personal computers, LIN/J2602, RS-232 and RS-485 interfaces. This module also supports a hardware flow control option with the UxCTS and UxRTS pins, and also includes an IrDA[®] encoder and decoder.

The primary features of the UART module are:

- Full-Duplex, 8-Bit or 9-Bit Data Transmission Through the UxTX and UxRX Pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or Two Stop bits
- Hardware Flow Control Option with UxCTS and UxRTS Pins

- Fully Integrated Baud Rate Generator (IBRG) with 16-Bit Prescaler
- Baud Rates Ranging from 1 Mbps to 15 bps at 16 MIPS
- Two-Level Deep, First-In-First-Out (FIFO) Transmit Data Buffer
- Two-Level Deep, FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-Bit Mode with Address Detect (9th bit = 1)
- Transmit and Receive Interrupts
- · Loopback Mode for Diagnostic Support
- Support for Sync and Break Characters
- Supports Automatic Baud Rate Detection
- IrDA Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA[®] Support

A simplified block diagram of the UART module is shown in Figure 18-1. The UART module consists of these important hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver



FIGURE 18-1: UARTx SIMPLIFIED BLOCK DIAGRAM

18.1 UART Baud Rate Generator (BRG)

The UART module includes a dedicated 16-bit Baud Rate Generator (BRG). The UxBRG register controls the period of a free-running, 16-bit timer. Equation 18-1 provides the formula for computation of the baud rate with BRGH = 0.

EQUATION 18-1: UARTX BAUD RATE WITH BRGH = $0^{(1)}$

Baud Rate = $\frac{FCY}{16 \cdot (UxBRG + 1)}$ UxBRG = $\frac{FCY}{16 \cdot Baud Rate} - 1$

Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

Example 18-1 provides the calculation of the baud rate error for the following conditions:

- Fcy = 4 MHz
- Desired Baud Rate = 9600

The maximum baud rate (BRGH = 0) possible is Fcy/16 (for UxBRG = 0) and the minimum baud rate possible is Fcy/(16 * 65536).

Equation 18-2 shows the formula for computation of the baud rate with BRGH = 1.

EQUATION 18-2: UARTx BAUD RATE WITH BRGH = $1^{(1)}$

Baud Rate =
$$\frac{FCY}{4 \cdot (UxBRG + 1)}$$

 $UxBRG = \frac{FCY}{4 \cdot Baud Rate} - 1$
Note 1: Based on FCY = FOSC/2; Doze mode
and PLL are disabled.

The maximum baud rate (BRGH = 1) possible is FCY/4 (for UxBRG = 0) and the minimum baud rate possible is FCY/(4 * 65536).

Writing a new value to the UxBRG register causes the BRG timer to be reset (cleared). This ensures the BRG does not wait for a timer overflow before generating the new baud rate.

EXAMPLE 18-1: BAUD RATE ERROR CALCULATION (BRGH = 0)⁽¹⁾

```
Desired Baud Rate
                    = FCY/(16 (UxBRG + 1))
Solving for UxBRG Value:
       UxBRG
                    = ((FCY/Desired Baud Rate)/16) - 1
       UxBRG
                   = ((400000/9600)/16) - 1
                    = 25
       UxBRG
Calculated Baud Rate = 400000/(16(25+1))
                    = 9615
Error
                    = (Calculated Baud Rate – Desired Baud Rate)
                       Desired Baud Rate
                    = (9615 - 9600)/9600
                    = 0.16\%
Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.
```

18.2 Transmitting in 8-Bit Data Mode

- 1. Set up the UART:
 - a) Write appropriate values for data, parity and Stop bits.
 - b) Write appropriate baud rate value to the UxBRG register.
 - c) Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt, two cycles after being set).
- 4. Write data byte to lower byte of UxTXREG word. The value will be immediately transferred to the Transmit Shift Register (TSR) and the serial bit stream will start shifting out with the next rising edge of the baud clock.
- Alternately, the data byte may be transferred while UTXEN = 0 and then, the user may set UTXEN. This will cause the serial bit stream to begin immediately, because the baud clock will start from a cleared state.
- 6. A transmit interrupt will be generated as per interrupt control bit, UTXISELx.

18.3 Transmitting in 9-Bit Data Mode

- 1. Set up the UART (as described in Section 18.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt, two cycles after being set).
- 4. Write UxTXREG as a 16-bit value only.
- 5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. The serial bit stream will start shifting out with the first rising edge of the baud clock.
- 6. A transmit interrupt will be generated as per the setting of control bit, UTXISELx.

18.4 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an auto-baud Sync byte.

- 1. Configure the UART for the desired mode.
- 2. Set UTXEN and UTXBRK sets up the Break character.
- 3. Load the UxTXREG with a dummy character to initiate transmission (value is ignored).
- 4. Write '55h' to UxTXREG loads the Sync character into the transmit FIFO.
- 5. After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

18.5 Receiving in 8-Bit or 9-Bit Data Mode

- 1. Set up the UART (as described in Section 18.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UART.
- 3. A receive interrupt will be generated when one or more data characters have been received as per interrupt control bit, URXISELx.
- 4. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- 5. Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

18.6 Operation of UxCTS and UxRTS Control Pins

UARTx Clear-to-Send (UxCTS) and Request-to-Send (UxRTS) are the two hardware-controlled pins that are associated with the UART module. These two pins allow the UART to operate in Simplex and Flow Control modes. They are implemented to control the transmission and reception between the Data Terminal Equipment (DTE). The UEN[1:0] bits in the UxMODE register configure these pins.

18.7 Infrared Support

The UART module provides two types of infrared UART support: one is the IrDA clock output to support an external IrDA encoder and decoder device (legacy module support), and the other is the full implementation of the IrDA encoder and decoder.

As the IrDA modes require a 16x baud clock, they will only work when the BRGH bit (UxMODE[3]) is '0'.

18.7.1 EXTERNAL IrDA SUPPORT – IrDA CLOCK OUTPUT

To support external IrDA encoder and decoder devices, the UxBCLK pin (same as the UxRTS pin) can be configured to generate the 16x baud clock. When UEN[1:0] = 11, the UxBCLK pin will output the 16x baud clock if the UART module is enabled; it can be used to support the IrDA codec chip.

18.7.2 BUILT-IN IrDA ENCODER AND DECODER

The UART has full implementation of the IrDA encoder and decoder as part of the UART module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE[12]). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0 ⁽²⁾	R/W-0 ⁽²⁾
UARTEN	м — И	USIDL	IREN ⁽¹⁾	RTSMD		UEN1	UEN0
bit 15							bit 8
HC/R/C-	0 R/W-0	HC/R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL
bit 7							bit 0
Langua		O Ola a malala	1. 14			1	
Legena:	abla bit	C = Clearable	DIL vit	HC = Hardwa	re Clearable bi	l 1 ac (0)	
n = Value		'1' = Bit is set	л	0' = 0	ared	v – Bitisunkn	own
					aleu		lowin
bit 15	UARTEN: UA	ARTx Enable bit					
	1 = UARTx is	s enabled; all UA	ARTx pins are	controlled by L	JARTx as defin	ed by UEN[1:0	1
	0 = UARTx is minimal	s disabled; all U	ARTx pins ar	e controlled by	port latches, L	JARTx power c	onsumption is
bit 14	Unimplemen	ted: Read as '0	,				
bit 13	USIDL: UAR	Tx Stop in Idle M	lode bit				
	1 = Discontir	ues module ope	eration when o	device enters lo	lle mode		
1.11.40		s module opera	tion in Idle mo	ode			
DIT 12	IREN: IrDA one $1 = IrDA$ one	Encoder and De	ecoder Enable				
	0 = IrDA enc	oder and decod	er are disable	d			
bit 11	RTSMD: Mod	le Selection for	UxRTS Pin bi	t			
	$1 = \frac{\text{UxRTS}}{\text{UxRTS}} p$ 0 = UxRTS p	oin is in Simplex oin is in Flow Co	mode ntrol mode				
bit 10	Unimplemen	ted: Read as '0	,				
bit 9-8	UEN[1:0]: UA	ARTx Enable bit	s ⁽²⁾				
	11 = UxTX,	UxRX and UxB	CLK pins are e	enabled and us	ed; UxCTS pin	is controlled by	/ port latches
	10 = UxTX,	UxRX, UxCTS a	and UxRTS pires of the second se	ns are enabled	and used	s controlled by	nort latches
	01 = 0 UxTX, 00 = UxTX a	and UxRX pins a	re enabled ar	nd used; UxCTS	\overline{S} and \overline{UxRTS}/U	xBCLK pins are	e controlled by
	port late	ches					-
bit 7	WAKE: Wake	e-up on Start Bit	Detect During	g Sleep Mode E	nable bit		
	1 = UARTx v	vill continue to	sample the U	IxRX pin; interr	upt is generat	ed on the fallir	ig edge, bit is
	0 = No wake	-up is enabled	ne ioliowing n	sing edge			
bit 6	LPBACK: UA	ARTx Loopback	Mode Select I	bit			
	1 = Enables	Loopback mode	;				
	0 = Loopbac	k mode is disab	led				
bit 5	ABAUD: Auto	o-Baud Enable b	oit				. <i>.</i>
	1 = Enables cleared i	baud rate meas n bardware upo	urement on th	ne next characte	er – requires re	eception of a Sy	nc field (55h);
	0 = Baud rat	e measurement	is disabled or	completed			
bit 4	RXINV: Rece	ive Polarity Inve	ersion bit				
	1 = UxRX Idl	e state is '0'					
	0 = UxRX Idl	e state is '1'					
Note 1:	This feature is is	only available fo	or the 16x BRO	G mode (BRGH	l = 0).		

2: Bit availability depends on pin availability.

REGISTER 18-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

- bit 3 BRGH: High Baud Rate Enable bit
 - 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode)0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
- bit 2-1 **PDSEL[1:0]:** Parity and Data Selection bits
 - 11 = 9-bit data, no parity
 - 10 = 8-bit data, odd parity
 - 01 = 8-bit data, even parity
 - 00 **= 8-bit data, no parity**
- bit 0 STSEL: Stop Bit Selection bit
 - 1 = Two Stop bits
 - 0 = One Stop bit
- Note 1: This feature is is only available for the 16x BRG mode (BRGH = 0).
 - 2: Bit availability depends on pin availability.

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	HC/R/W-0	R/W-0	HSC/R-0	HSC/R-1
UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN	UTXBF	TRMT
bit 15 bit						bit 8	

R/W-0	R/W-0	R/W-0	HSC/R-1	HSC/R-0	HSC/R-0	HS/R/C-0	HSC/R-0
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7 bit							bit 0

Legend:	HC = Hardware Clearable bit		
HS = Hardware Settable bit	C = Clearable bit	HSC = Hardware Settable/Cle	earable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15,13 UTXISEL[1:0]: UARTx Transmission Interrupt Mode Selection bits

- 11 = Reserved; do not use
- 10 = Interrupt when a character is transferred to the Transmit Shift Register (TSR) and as a result, the transmit buffer becomes empty
- 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed
- 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer)

bit 14 UTXINV: IrDA[®] Encoder Transmit Polarity Inversion bit

	If IREN = 0:
	1 = UxTX Idle '0'
	0 = UxTX Idle '1'
	<u>If IREN = 1:</u>
	1 = UxTX Idle '1'
	0 = UxTX Idle '0'
bit 12	Unimplemented: Read as '0'
bit 11	UTXBRK: UARTx Transmit Break bit
	 1 = Sends Sync Break on next transmission – Start bit, followed by twelve '0' bits; followed by Stop bit; cleared by hardware upon completion 0 = Sync Break transmission is disabled or completed
hit 10	
	1 - Transmit is anabled: UVTX nin is controlled by UAPTy
	 0 = Transmit is disabled, any pending transmission is aborted and the buffer is reset; UxTX pin is controlled by the PORT register
bit 9	UTXBF: UARTx Transmit Buffer Full Status bit (read-only)
	1 = Transmit buffer is full
	0 = Transmit buffer is not full, at least one more character can be written
bit 8	TRMT: Transmit Shift Register Empty bit (read-only)
	 1 = Transmit Shift Register is empty and the transmit buffer is empty (the last transmission has completed)
	0 = Transmit Shift Register is not empty; a transmission is in progress or queued
bit 7-6	URXISEL[1:0]: UARTx Receive Interrupt Mode Selection bits
	11 = Interrupt is set on the RSR transfer, making the receive buffer full (i.e., has two data characters)
	10 = Reserved
	01 = Reserved
	0.0 = Interrupt is set when any character is received and transferred from the RSR to the receive buffer:

00 = Interrupt is set when any character is received and transferred from the RSR to the receive buffer; receive buffer has one or more characters

REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of the received data = 1)
	 1 = Address Detect mode is enabled; if 9-bit mode is not selected, this does not take effect 0 = Address Detect mode is disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle
	0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	 1 = Parity error has been detected for the current character (character at the top of the receive FIFO) 0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (clear/read-only)
	1 = Receive buffer has overflowed
	0 = Receive buffer has not overflowed (clearing a previously set OERR bit (1 \rightarrow 0 transition) will reset the receiver buffer and the RSR to the empty state)
bit 0	URXDA: UARTx Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data; at least one more character can be read 0 = Receive buffer is empty

NOTES:

19.0 10-BIT HIGH-SPEED A/D CONVERTER

Note:	This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference
	source. For more information on the 10-Bit
	High-Speed A/D Converter, refer to
	"10-Bit A/D Converter"
	(www.microchip.com/DS39705) in the
	"dsPIC33/PIC24 Family Reference
	Manual".

The 10-bit A/D Converter has the following key features:

- Successive Approximation (SAR) Conversion
- · Conversion Speeds of Up to 500 ksps
- Up to 12 Analog Input Pins
- External Voltage Reference Input Pins
- Internal Band Gap Reference Input
- Automatic Channel Scan Mode
- Selectable Conversion Trigger Source
- Two-Word Conversion Result Buffer
- Selectable Buffer Fill Modes
- Four Result Alignment Options
- · Operation during CPU Sleep and Idle Modes

Depending on the particular device, PIC24F16KL402 family devices implement up to 12 analog input pins, designated AN0 through AN4 and AN9 through AN15. In addition, there are two analog input pins for external voltage reference connections (VREF+ and VREF-). These voltage reference inputs may be shared with other analog input pins.

A block diagram of the A/D Converter is displayed in Figure 19-1.

To perform an A/D conversion:

- 1. Configure the A/D module:
 - a) Configure port pins as analog inputs and/or select band gap reference inputs (ANSA[3:0], ANSB[15:12,4:0] and ANCFG[0]).
 - b) Select the voltage reference source to match the expected range on analog inputs (AD1CON2[15:13]).
 - c) Select the analog conversion clock to match the desired data rate with the processor clock (AD1CON3[7:0]).
 - d) Select the appropriate sample/conversion sequence (AD1CON1[7:5] and AD1CON3[12:8]).
 - e) Select how conversion results are presented in the buffer (AD1CON1[9:8]).
 - f) Select interrupt rate (AD1CON2[5:2]).
 - g) Turn on A/D module (AD1CON1[15]).
- 2. Configure A/D interrupt (if required):
 - a) Clear the AD1IF bit.
 - b) Select A/D interrupt priority.



FIGURE 19-1: 10-BIT HIGH-SPEED A/D CONVERTER BLOCK DIAGRAM

REGISTER 19-1: AD1CON1: A/D CONTROL REGISTER 1

R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0
ADON ⁽¹⁾	—	ADSIDL	—	—	_	FORM1	FORM0
bit 15							bit 8

R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	HSC/R/W-0	HSC/R-0
SSRC2	SSRC1	SSRC0	—	_	ASAM	SAMP	DONE
bit 7							bit 0

Legend:		HSC = Hardware Settable/C			
R = Readable	bit	W = Writable bit	U = Unimplemented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
bit 15	ADON: $A/D C$ 1 = A/D Conv 0 = A/D Conv	operating Mode bit ⁽¹⁾ verter module is operating verter is off			
bit 14		ted: Read as '0'			
bit 13	ADSIDL: A/D 1 = Discontin 0 = Continues	Stop in Idle Mode bit ues module operation when s module operation in Idle m	device enters Idle mode ode		
bit 12-10	Unimplement	ted: Read as '0'			
bit 9-8	FORM[1:0]: Data Output Format bits 11 = Signed fractional (sddd dddd dd00 0000) 10 = Fractional (dddd dddd dd00 0000) 01 = Signed integer (ssss sssd dddd dddd) 00 = Integer (0000 00dd dddd dddd)				
bit 7-5	SSRC[2:0]: C 111 = Interna 110 = Reserv 101 = Reserv 100 = Reserv 011 = Reserv 010 = Timer1 001 = Active 1 000 = Clearin	conversion Trigger Source Se I counter ends sampling and ed ed ed compare ends sampling and transition on INT0 pin ends s g the SAMP bit ends samplir	elect bits starts conversion (auto-conve l starts conversion ampling and starts conversion ng and starts conversion	rt)	
bit 4-3	Unimplement	ted: Read as '0'			
bit 2	ASAM: A/D S 1 = Sampling 0 = Sampling	ample Auto-Start bit begins immediately after the begins when the SAMP bit i	e last conversion completes; S s set	AMP bit is auto-set	
bit 1	SAMP: A/D S 1 = A/D Samp 0 = A/D Samp	ample Enable bit ›le-and-Hold amplifier is sam ›le-and-Hold amplifier is hold	pling input ing		
bit 0	DONE: A/D C 1 = A/D conve 0 = A/D conve	onversion Status bit ersion is done ersion is not done			

Note 1: Values of ADC1BUFx registers will not retain their values once the ADON bit is cleared. Read out the conversion values from the buffer before disabling the module.

REGISTER 19-2: AD1CON2: A/D CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	U-0
VCFG2	VCFG1	VCFG0	OFFCAL ⁽¹⁾	—	CSCNA	—	—
bit 15							bit 8

r-x	U-0	R/W-0	R/W-0	R/W-0	R/W-0	r-0	R/W-0
—	—	SMPI3	SMPI2	SMPI1	SMPI0	—	ALTS
bit 7							bit 0

Legend:	r = Reserved bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13 VCFG[2:0]: Voltage Reference Configuration bits

VCFG[2:0]	VR+	VR-
000	AVdd	AVss
001	External VREF+ pin	AVss
010	AVDD	External VREF- pin
011	External VREF+ pin	External VREF- pin
lxx	AVDD	AVss

bit 12	OFFCAL: Offset Calibration bit ⁽¹⁾
	1 = Conversions to get the offset calibration value

0 = Conversions to get the actual input value

- bit 11 Unimplemented: Read as '0'
- bit 10 CSCNA: Scan Input Selections for MUX A Input Multiplexer bit
 - 1 = Scans inputs
 - 0 = Does not scan inputs
- bit 9-8 Unimplemented: Read as '0'
- bit 7 Reserved: Ignore this value
- bit 6 Unimplemented: Read as '0'
- bit 5-2 SMPI[3:0]: Sample/Convert Sequences Per Interrupt Selection bits
 - 1111 =
 - Reserved, do not use (may cause conversion data loss)
 - - 0010 = 0001 = Interrupts at the completion of conversion for each 2nd sample/convert sequence
 - 0000 = Interrupts at the completion of conversion for each sample/convert sequence
- bit 1 **Reserved:** Always maintain as '0'
- bit 0 ALTS: Alternate Input Sample Mode Select bit
 - 1 = Uses MUX A input multiplexer settings for the first sample, then alternates between MUX B and MUX A input multiplexer settings for all subsequent samples
 0 = Always uses MUX A input multiplexer settings
- **Note 1:** When the OFFCAL bit is set, inputs are disconnected and tied to AVss. This sets the inputs of the A/D to zero. Then, the user can perform a conversion. Use of the Calibration mode is not affected by AD1PCFG contents nor channel input selection. Any analog input switches are disconnected from the A/D Converter in this mode. The conversion result is stored by the user software and used to compensate subsequent conversions. This can be done by adding the two's complement of the result obtained with the OFFCAL bit set to all normal A/D conversions.

REGISTER	R 19-3: AD1C	ON3: A/D C	ONTROL RE	GISTER 3			
R/W-0	R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC	EXTSAM		SAMC4	SAMC3	SAMC2	SAMC1	SAMC0
bit 15	·	·		·			bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_			ADC	S[5:0]		
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 14 bit 13 bit 12-8	1 = A/D inten 0 = Clock der EXTSAM: Ex 1 = A/D is sti 0 = A/D is fin Unimplemen SAMC[4:0]: A 11111 = 31 T • • • • • • • • • • • • •	nal RC clock rived from syst tended Sampli Il sampling afte ished sampling ted: Maintain a Auto-Sample T AD D (not recomm	em clock ng Time bit er SAMP = 0 g as '0' ime bits ended)				
bit 7-6 bit 5-0	Unimplemen ADCS[5:0]: A 111111 = 64 111110 = 63 • • • • • • • • • • • • • • • • • • •	ted: Maintain a \/D Conversior • Tcy • Tcy Tcy	as '0' I Clock Select I	bits			

R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
CH0NB	—	—		CH0SB3	CH0SB2	CH0SB1	CH0SB0		
bit 15							bit 8		
R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
CH0NA		_		CH0SA3	CH0SA2	CH0SA1	CH0SA0		
bit 7							bit 0		
Legend:									
R = Readab	le bit	W = Writable b	bit	U = Unimplen	nented bit, read	l as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	IOWN		
bit 15 bit 14-12	CH0NB: Cha 1 = Channel (0 = Channel (Unimplement	nnel 0 Negative) negative input) negative input ted: Read as '0	Input Select is AN1 is VR- ,	for MUX B Mult	iplexer Setting	bit			
		Channel 0 Deci	tive land to al		Aultin Loven Cott	in a hita			
	Unimplemented: Read as '0' CHOSB[3:0]: Channel 0 Positive Input Select for MUX B Multiplexer Setting bits 1111 = AN15 1110 = AN14 1101 = AN13 1100 = AN12 ⁽¹⁾ 1011 = AN11 ⁽¹⁾ 1010 = AN9 1000 = Upper guardband rail (0.785 * VDD) 0111 = Lower guardband rail (0.215 * VDD) 0110 = Internal band gap reference (VBG) 0101 = Reserved; do not use 0100 = AN3 ⁽¹⁾ 0011 = AN3 ⁽¹⁾ 0010 = AN2 ⁽¹⁾								
bit 7	CH0NA: Cha 1 = Channel (0 = Channel (nnel 0 Negative) negative input) negative input	Input Select is AN1 is VR-	for MUX A Mult	iplexer Setting	bit			
bit 6-4	Unimplemen	ted: Read as '0	,						
bit 3-0	CH0SA[3:0]: Bit combination	Channel 0 Posi ons are identical	tive Input Sel I to those for	ect for MUX A N CH0SB[3:0] (ab	Multiplexer Sett ove).	ing bits			

REGISTER 19-4: AD1CHS: A/D INPUT SELECT REGISTER

Note 1: Unimplemented on 14-pin devices; do not use.

REGISTER 19-5: AD1CSSL: A/D INPUT SCAN SELECT REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
CSSL[15:8] ⁽¹⁾											
bit 15	bit 15 bit 8										
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
CS	SSL[7:6]				CSSL[4:0] ⁽¹⁾						
bit 7		I					bit 0				
Legend:											
R = Reada	ble bit	W = Writable b	bit	U = Unimplemented bit, read as '0'							
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown					
bit 15-6	CSSL[15:6]:	A/D Input Pin S	can Selection	bits ⁽¹⁾							
	1 = Correspo	nding analog ch	annel selecteo	d for input scan	I						
	0 = Analog cł	nannel omitted f	rom input scar	ו							
bit 5	Unimplemen	ted: Read as '0	,								
bit 4-0	CSSL[4:0]: A	/D Input Pin Sc	an Selection b	its ⁽¹⁾							
	1 = Corresponding analog channel selected for input scan										
	0 = Analog cł	nannel omitted f	rom input scar	ו							
Note 1:	CSSL[12:11,4:2]	bits are unimple	mented on 14	-pin devices.							
	- [,]										

REGISTER 19-6: ANCFG: ANALOG INPUT CONFIGURATION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—		—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
—	—	—	—	—	—	—	VBGEN
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplem	nented bit, read	as '0'		

'0' = Bit is cleared

bit 15-1 Unimplemented: Read as '0'

bit 0

-n = Value at POR

VBGEN: Internal Band Gap Reference Enable bit

'1' = Bit is set

1 = Internal band gap voltage is available as a channel input to the A/D Converter

0 = Band gap is not available to the A/D Converter

x = Bit is unknown

EQUATION 19-1: A/D CONVERSION CLOCK PERIOD⁽¹⁾

$$ADCS = \frac{TAD}{TCY} - 1$$

 $TAD = TCY \bullet (ADCS + 1)$

Note 1: Based on TCY = 2 * TOSC; Doze mode and PLL are disabled.

FIGURE 19-2: 10-BIT A/D CONVERTER ANALOG INPUT MODEL





NOTES:

20.0 COMPARATOR MODULE

Note:	This data sheet summarizes the features of this group of PIC24E devices. It is not
	intended to be a comprehensive reference
	source. For more information on the
	Comparator modula, refer to
	Comparator module, refer to
	"Scalable Comparator Module"
	(www.microchip.com/DS39734) in the
	"dsPIC33/PIC24 Family Reference
	Manual".

Depending on the particular device, the comparator module provides one or two analog comparators. The inputs to the comparator can be configured to use any one of up to four external analog inputs, as well as a voltage reference input from either the internal band gap reference, divided by 2 (VBG/2), or the comparator voltage reference generator. The comparator outputs may be directly connected to the CxOUT pins. When the respective COE equals '1', the I/O pad logic makes the unsynchronized output of the comparator available on the pin.

A simplified block diagram of the module is displayed in Figure 20-1. Diagrams of the possible individual comparator configurations are displayed in Figure 20-2.

Each comparator has its own control register, CMxCON (Register 20-1), for enabling and configuring its operation. The output and event status of all three comparators is provided in the CMSTAT register (Register 20-2).



FIGURE 20-1: COMPARATOR MODULE BLOCK DIAGRAM





REGISTER 20-1: CMxCON: COMPARATOR x CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R-0
CON	COE	CPOL	CLPWR	—	_	CEVT	COUT
bit 15							bit 8
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0
EVPOL1	¹⁾ EVPOL0 ⁽¹⁾	—	CREF	—	—	CCH1	CCH0
bit 7							bit 0
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value	at POR	'1' = Bit is set		0' = Bit is clear	ared	x = Bit is unkn	iown
L:4 / F		unteu Eurobia hi					
DIT 15	1 - Compara	rator Enable bi	t				
	0 = Compara	tor is disabled					
bit 14	COE: Compar	rator Output Er	able bit				
	1 = Compara	tor output is pr	esent on the C	xOUT pin			
	0 = Compara	tor output is inf	ernal only				
bit 13	CPOL: Comp	arator Output F	Polarity Select	bit			
	1 = Compara	tor output is inv	/erted				
bit 12	CI PWR: Com	narator I ow-P	ower Mode Se	elect bit			
511 12	1 = Comparat	or operates in	Low-Power mo	ode			
	0 = Comparat	or does not op	erate in Low-P	ower mode			
bit 11-10	Unimplement	ted: Read as ')'				
bit 9	CEVT: Compa	arator Event bit					
	1 = Compara	tor event defin	ed by EVPOL	[1:0] has occur	red; subseque	ent triggers and	interrupts are
	disabled	until the bit is c tor event has r	leared				
bit 8	COUT: Comp	arator Output h	it				
Sit 0	When CPOL =	= 0:					
	1 = VIN+ > VI	N-					
	0 = VIN + < VI	N-					
	$\frac{\text{When CPOL}}{1 = \text{VIN} + < \text{VI}}$	<u>= 1:</u> N-					
	0 = VIN + > VI	N-					
bit 7-6	EVPOL[1:0]:	Trigger/Event/I	nterrupt Polari	ty Select bits ⁽¹⁾	1		
	11 = Trigger/	/event/interrupt	is generated of	on any change	of the compara	ator output (whil	e CEVT = 0)
	10 = Trigger	/event/interrupt /event/Interrupt	is generated of is generated of	on the high-to-le	ow transition of	f the comparato f the comparato	r output
	00 = Trigger/	/event/interrupt	generation is	disabled	ign transition o		
bit 5	Unimplement	ted: Read as ')'				
bit 4	CREF: Comp	arator Referen	ce Select bits ((noninverting in	put)		
	1 = Noninver	ting input conn	ects to the inte	ernal CVREF vol	tage		
	0 = Noninver	ting input conn	ects to the CxI	NA pin			
Note 1:	If EVPOL[1:0] is s	et to a value o	ther than '00',	the first interrup	ot generated w	ill occur on any	transition of
	COUT, regardless bits setting.	s of if it is a risir	ng or falling ed	ge. Subsequen	t interrupts will	occur based or	the EVPOLx

2: Unimplemented on 14-pin (PIC24FXXKL100/200) devices.

REGISTER 20-1: CMxCON: COMPARATOR x CONTROL REGISTER (CONTINUED)

- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH[1:0]: Comparator Channel Select bits
 - 11 = Inverting input of the comparator connects to VBG/2
 - 10 = Inverting input of the comparator connects to the CxIND $pin^{(2)}$
 - 01 = Inverting input of the comparator connects to the CxINC pin⁽²⁾
 - 00 = Inverting input of the comparator connects to the CxINB pin
- **Note 1:** If EVPOL[1:0] is set to a value other than '00', the first interrupt generated will occur on any transition of COUT, regardless of if it is a rising or falling edge. Subsequent interrupts will occur based on the EVPOLx bits setting.
 - 2: Unimplemented on 14-pin (PIC24FXXKL100/200) devices.

REGISTER 20-2: CMSTAT: COMPARATOR MODULE STATUS REGISTER

R/W-0	U-0	U-0	U-0	U-0	U-0	HSC/R-0	HSC/R-0
CMIDL	—	—	—	—	—	C2EVT ⁽¹⁾	C1EVT
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	HSC/R-0	HSC/R-0

0-0	0-0	0-0	0-0	0-0	0-0	HSC/R-0	HSC/R-0
—	—	—	—	—	—	C2OUT ⁽¹⁾	C10UT
bit 7							bit 0

Legend:	HSC = Hardware Settable/Clearable bit				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15	CMIDL: Comparator Stop in Idle Mode bit
	 1 = Discontinues operation of all comparators when device enters Idle mode 0 = Continues operation of all enabled comparators in Idle mode
bit 14-10	Unimplemented: Read as '0'
bit 9	C2EVT: Comparator 2 Event Status bit (read-only) ⁽¹⁾
	Shows the current event status of Comparator 2 (CM2CON[9]).
bit 8	C1EVT: Comparator 1 Event Status bit (read-only)
	Shows the current event status of Comparator 1 (CM1CON[9]).
bit 7-2	Unimplemented: Read as '0'
bit 1	C2OUT: Comparator 2 Output Status bit (read-only) ⁽¹⁾
	Shows the current output of Comparator 2 (CM2CON[8]).
bit 0	C1OUT: Comparator 1 Output Status bit (read-only)
	Shows the current output of Comparator 1 (CM1CON[8]).

Note 1: These bits are unimplemented on PIC24FXXKL10X/20X devices.

21.0 COMPARATOR VOLTAGE REFERENCE

Note:	This data sheet summarizes the features of
	this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information on the
	Comparator Voltage Reference, refer to
	"Comparator Voltage Reference
	Module" (www.microchip.com/DS39709)
	in the "dsPIC33/PIC24 Family Reference
	Manual".

21.1 Configuring the Comparator Voltage Reference

The comparator voltage reference module is controlled through the CVRCON register (Register 21-1). The comparator voltage reference provides a range of output voltages, with 32 distinct levels.

The comparator voltage reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON[5]).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.



FIGURE 21-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

REGISTER 21-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	_	_		_			—	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
CVREN	CVROE	CVRSS	CVR4	CVR3	CVR2	CVR1	CVR0	
bit 7							bit 0	
								
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown		
bit 15-8	Unimplemen	ted: Read as ')'					
bit 7	CVREN: Com	parator Voltage	e Reference Ei	nable bit				
	1 = CVREF ci	rcuit is powere	d on					
		rcuit is powered						
DIT 6	CVROE: Com		Dutput Enable					
	1 = CVREF VC 0 = CVREF VC	oltage level is o oltage level is d	utput on the C	VREF PIN om the CVREF I	oin			
bit 5	CVRSS: Com	parator VRFF S	ource Selectio	on bit				
2.1.0	1 = Compara	tor reference s	ource, CVRSRC	C = VREF+ – VR	EF-			
	0 = Compara	tor reference s	ource, CVRSRC	c = AVDD - AVs	S			
bit 4-0	CVR[4:0]: Co	mparator VREF	Value Selection	on 0 ≤ CVR[4:0]	≤ 31 bits			
	When CVRSS	<u>S = 1:</u>						
	CVREF = (VRE	:F-) + (CVR[4:0]/32) • (VREF+ ·	– VREF-)				
	When $CVRSS$	5 = 0: (C)/P[4.0]	/22) • (∆\/ח	AV/66)				
	$CVREF = (AVSS) + (CVR[4.0]/32) \cdot (AVDD = AVSS)$							

22.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

Note:	This data sheet summarizes the features of this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information on the
	High/Low-Voltage Detect, refer to
	"High-Level Integration with
	Programmable High/Low-Voltage Detect
	(HLVD)" (www.microchip.com/DS39725)
	in the "dsPIC33/PIC24 Family Reference
	Manual".

The High/Low-Voltage Detect module (HLVD) is a programmable circuit that allows the user to specify both the device voltage trip point and the direction of change.

An interrupt flag is set if the device experiences an excursion past the trip point in the direction of change. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to the interrupt.

The HLVD Control register (see Register 22-1) completely controls the operation of the HLVD module. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device.



FIGURE 22-1: HIGH/LOW-VOLTAGE DETECT (HLVD) MODULE BLOCK DIAGRAM

R/W-0	<u>U-0</u>	R/W-0	U-0	U-0	U-0	U-0	U-0
HLVDEN		HLSIDL					
bit 15							bit 8
r							
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
VDIR	BGVST	IRVST	—	HLVDL3	HLVDL2	HLVDL1	HLVDL0
bit 7						_	bit 0
r							
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	ented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	HLVDEN: Hig	h/Low-Voltage	Detect Power	Enable bit			
	1 = HLVD is 0	enabled					
L:1 4 4			.,				
DIL 14		(D Sten in Idle)) Aada hit				
DIL 13	1 - Discontin	D Slop in Idle i	viode bil	ha daviaa antar	a Idla mada		
	0 = Continue	s module opera	ation in Idle mo	de	s luie moue		
bit 12-8	Unimplemen	ted: Read as ')'				
bit 7	VDIR: Voltage	e Change Direc	tion Select bit				
	1 = Event occ	curs when the v	oltage equals of	or exceeds the	trip point (HLVI	DL[3:0])	
	0 = Event occ	ours when the v	oltage equals o	or falls below th	e trip point (HL	VDL[3:0])	
bit 6	BGVST: Band	d Gap Voltage S	Stable Flag bit				
	1 = Indicates	that the band g	ap voltage is s	table			
	0 = Indicates	that the band g	ap voltage is u	nstable			
bit 5	IRVST: Intern	al Reference V	oltage Stable F	lag bit			
	1 = Indicates	that the internation	al reference vo	ltage is stable a	and the High-Ve	oltage Detect lo	gic generates
	0 = Indicates	that the international the s	al reference vo	ltage is unstabl	e and the High	-Voltage Detec	t logic will not
	generate	the interrupt fl	ag at the spec	ified voltage ra	nge, and the H	ILVD interrupt	should not be
	enabled						
bit 4	Unimplemen	ted: Read as '()'				
bit 3-0	HLVDL[3:0]:	High/Low-Volta	ge Detection L	imit bits			
	1111 = Exter	nal analog inpu	t is used (input	comes from th	e HLVDIN pin)		
	1110 = Irip P 1101 = Trip P	Point 14(1)					
	1100 = Trip F	Point 12 ⁽¹⁾					
	•						
	0000 = Trip P	oint 0 ⁽¹⁾					

REGISTER 22-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER



23.0 SPECIAL FEATURES

Note:	This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information on the Watchdog Timer, High-Level Device Integration and Programming Diagnostics, refer to the individual sections of the "dsPIC33/PIC24 Family Reference Manual" provided below:
	 "Watchdog Timer (WDT)" (www.microchip.com/DS39697) "High-Level Integration with Programmable High/Low-Voltage Detect (HLVD)" (www.microchip.com/DS39725) "Programming and Diagnostics" (www.microchip.com/DS39716)

PIC24F16KL402 family devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection
- In-Circuit Serial Programming[™] (ICSP[™])
- In-Circuit Emulation
- Factory Programmed Unique ID

23.1 Code-Protect Security Options

Note: Code-protect bits (BSS, BWRP, GSS, GWRP) are in a group that are subject to write restrictions. If any bit is cleared, the rest cannot be cleared on a subsequent operation. All bits must be cleared using one operation.

The Boot Segment (BS) and General Segment (GS) are two segments on this device with separate programmable security levels. The Boot Segment, configured via the FBS Configuration register, can have three possible levels of security:

- No Security (BSS = 111): The Boot Segment is not utilized and all addresses in program memory are part of the General Segment (GS).
- Standard Security (BSS = 110 or 101): The Boot Segment is enabled and code-protected, preventing ICSP reads of the Flash memory. Standard security also prevents Flash reads and writes of the BS from the GS. The BS can still read and write to itself.

• High Security (BSS = 010 or 001): The Boot Segment is enabled with all of the security provided by Standard Security mode. In addition, in High-Security mode, there are program flow change restrictions in place. While executing from the GS, program flow changes that attempt to enter the BS (e.g., branch (BRA) or CALL instructions) can only enter the BS at one of the first 32 instruction locations (0x200 to 0x23F). Attempting to jump into the BS at an instruction higher than this will result in an Illegal Opcode Reset.

The General Segment, configured via the FGS Configuration register, can have two levels of security:

- No Security (GSS0 = 1): The GS is not code-protected and can be read in all modes.
- Standard Security (GSS0 = 0): The GS is code-protected, preventing ICSP reads of the Flash memory.

For more detailed information on these Security modes, refer to **"CodeGuard™ Security"** (www.microchip.com/DS70199) in the *"dsPIC33/PIC24 Family Reference Manual"*.

23.2 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location, F80000h. A complete list is provided in Table 23-1. A detailed explanation of the various bit functions is provided in Register 23-1 through Register 23-7.

The address, F80000h, is beyond the user program memory space. In fact, it belongs to the configuration memory space (800000h-FFFFFFh), which can only be accessed using Table Reads and Table Writes.

TABLE 23-1:	CONFIGURATION REGISTER
	LOCATIONS

Configuration Register	Address
FBS	F80000
FGS	F80004
FOSCSEL	F80006
FOSC	F80008
FWDT	F8000A
FPOR	F8000C
FICD	F8000E

U-0	U-0	U-0	U-0	R/C-1 ⁽¹⁾	R/C-1 ⁽¹⁾	R/C-1 ⁽¹⁾	R/C-1 ⁽¹⁾	
			_	BSS2	BSS1	BSS0	BWRP	
bit 7							bit 0	
Legend:								
R = Readable	e bit	C = Clearable	bit	U = Unimplem	nented bit, read	l as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown	
bit 7-4	Unimplemen	ted: Read as ')'					
bit 3-1	BSS[2:0]: Bo	ot Segment Pro	ogram Flash C	ode Protection	bits ⁽¹⁾			
	111 = No Boo 110 = Standa	ot Segment; all rd security Boc	program memorial of Segment star	ory space is Ge rts at 0200h, er	eneral Segmen ids at 0AFEh	t		
	101 = Standa	rd security Boo	t Segment sta	rts at 0200h, er	nds at 15FEh ⁽²⁾			
	011 = Reserv	ved						
	010 = High-s e	ecurity Boot Se	gment starts a	t 0200h, ends a	at 0AFEh			
	001 = High-security Boot Segment starts at 0200h, ends at 15FEh ⁽²⁾ 000 = Reserved							
bit 0	BWRP: Boot	Segment Prog	am Flash Write	e Protection bit	(1)			
	1 = Boot Seg	ment may be w	ritten					
	0 = Boot Segi	ment is write-pr	otected					

REGISTER 23-1: FBS: BOOT SEGMENT CONFIGURATION REGISTER

- **Note 1:** Code protection bits can only be programmed by clearing them. They can be reset to their default factory state ('1'), but only by performing a bulk erase and reprogramming the entire device.
 - **2:** This selection is available only on PIC24F16KL40X devices.

REGISTER 23-2: FGS: GENERAL SEGMENT CONFIGURATION REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/C-1 ⁽¹⁾	R/C-1 ⁽¹⁾	
_	_		—	_	—	GSS0	GWRP	
bit 7							bit 0	
Legend:								
R = Readable b	bit	C = Clearable	bit	U = Unimplemented bit, read as '0'				

R = Readable bit	C = Clearable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-2	Unimplemented: Read as '0'
bit 1	GSS0: General Segment Code Flash Code Protection bit ⁽¹⁾
	 1 = No protection 0 = Standard security is enabled
bit 0	GWRP: General Segment Code Flash Write Protection bit ⁽¹⁾
	1 = General Segment may be written
	0 = General Segment is write-protected

Note 1: Code protection bits can only be programmed by clearing them. They can be reset to their default factory state ('1'), but only by performing a bulk erase and reprogramming the entire device.

REGISTER 23-3: FOSCSEL: OSCILLATOR SELECTION CONFIGURATION REGISTER

R/P-1	R/P-1	R/P-1	U-0	U-0	R/P-0	R/P-0	R/P-1
IESO	LPRCSEL	SOSCSRC		—	FNOSC2	FNOSC1	FNOSC0
bit 7							bit 0

Legend:			
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	IESO: Internal External Switchover bit
	 1 = Internal External Switchover mode is enabled (Two-Speed Start-up is enabled) 0 = Internal External Switchover mode is disabled (Two-Speed Start-up is disabled)
bit 6	LPRCSEL: Internal LPRC Oscillator Power Select bit
	1 = High-Power/High-Accuracy mode 0 = Low-Power/Low-Accuracy mode
bit 5	SOSCSRC: Secondary Oscillator Clock Source Configuration bit
	 1 = SOSC analog crystal function is available on the SOSCI/SOSCO pins 0 = SOSC crystal is disabled; digital SCLKI function is selected on the SOSCO pin
bit 4-3	Unimplemented: Read as '0'
bit 2-0	FNOSC[2:0]: Oscillator Selection bits
	111 = 8 MHz FRC Oscillator with Divide-by-N (FRCDIV)
	110 = 500 kHz Low-Power FRC Oscillator with Divide-by-N (LPFRCDIV)
	101 = Low-Power RC Oscillator (LPRC)
	100 = Secondary Oscillator (SOSC)
	011 = Primary Oscillator with PLL module (HS+PLL, EC+PLL)
	010 = Primary Oscillator (XT, HS, EC)
	001 = 8 MHz FRC Oscillator with Divide-by-N with PLL module (FRCDIV+PLL)

000 = 8 MHz FRC Oscillator (FRC)

R/P-0	R/P-0	R/P-1	R/P-1	R/P-1	R/P-0	R/P-1	R/P-1
FCKSM1	FCKSM0	SOSCSEL	POSCFREQ1	POSCFREQ0	OSCIOFNC	POSCMD1	POSCMD0
bit 7		•					bit 0
Legend:							
R = Readable	e bit	P = Program	nable bit	U = Unimplem	ented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		ʻ0' = Bit is clea	red	x = Bit is unkr	nown
bit 7-6	FCKSM[1:0]: 1x = Clock sv 01 = Clock sv 00 = Clock sv	Clock Switchi vitching is disa vitching is ena vitching is ena	ng and Monitor bled, Fail-Safe bled, Fail-Safe (bled, Fail-Safe (Selection Confi Clock Monitor is Clock Monitor is Clock Monitor is	guration bits disabled disabled enabled		
bit 5	SOSCSEL: S 1 = Secondar 0 = Secondar	econdary Osc y Oscillator is y Oscillator is	illator Power Se configured for h configured for lo	lection Configu igh-power oper ow-power opera	ration bit ation tion		
bit 4-3	 POSCFREQ[1:0]: Primary Oscillator Frequency Range Configuration bits 11 = Primary Oscillator/external clock input frequency is greater than 8 MHz 10 = Primary Oscillator/external clock input frequency is between 100 kHz and 8 MHz 01 = Primary Oscillator/external clock input frequency is less than 100 kHz 00 = Reserved: do not use 						
bit 2	 OSCIOFNC: CLKO Enable Configuration bit 1 = CLKO output signal is active on the OSCO pin; Primary Oscillator must be disabled or configured for the External Clock mode (EC) for the CLKO to be active (POSCMD[1:0] = 11 or 00) a = CLKO output is disabled 						
bit 1-0	POSCMD[1:0 11 = Primary 10 = HS Osci 01 = XT Osci 00 = External)]: Primary Ose Oscillator mode llator mode is llator mode is Clock mode is	- cillator Configur le is disabled selected selected s selected	ation bits			

REGISTER 23-4: FOSC: OSCILLATOR CONFIGURATION REGISTER

REGISTER 23-5: FWDT: WATCHDOG TIMER CONFIGURATION REGISTER

R/P-1	R/P-1	R/P-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	
FWDTEN1	WINDIS	FWDTEN0	FWPSA	WDTPS3	WDTPS2	WDTPS1	WDTPS0	
bit 7	1	1			1	1	bit 0	
Legend:								
R = Readable	bit	P = Programm	able bit	U = Unimplem	nented bit, read	d as '0'		
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	
bit 7,5	FWDTEN[1:0 11 = WDT is 10 = WDT is 01 = WDT is 00 = WDT is	D]: Watchdog Tin enabled in hard controlled with th enabled only wh disabled in hard	ner Enable bi ware he SWDTEN ille device is a ware: SWDTI	ts bit setting active; WDT is c EN bit is disable	lisabled in Sle	ep, SWDTEN b	it is disabled	
bit 6	 WINDIS: Windowed Watchdog Timer Disable bit 1 = Standard WDT is selected; windowed WDT is disabled 0 = Windowed WDT is enabled; note that executing a CLRWDT instruction while the WDT is disabled in hardware and software (FWDTEN[1:0] = 00 and SWDTEN (RCON[5] = 0) will not cause a device Report 							
bit 4	FWPSA: WD 1 = WDT pres 0 = WDT pres	T Prescaler bit scaler ratio of 1: scaler ratio of 1:	128 32					
bit 3-0	WDTPS[3:0] 1111 = 1:32, 1110 = 1:16, 1101 = 1:8,1 1100 = 1:4,0 1011 = 1:2,0 1010 = 1:1,0 1001 = 1:512 1000 = 1:512 0100 = 1:256 0111 = 1:126 0110 = 1:32 0100 = 1:16 0011 = 1:8 0010 = 1:4 0001 = 1:2 0000 = 1:1	: Watchdog Time 768 384 92 96 48 24 2 3	er Postscale S	Select bits				

R/P-1	R/P-1	R/P-1	R/P-1	R/P-1	U-0	R/P-1	R/P-1
MCLRE	⁽¹⁾ BORV1 ⁽²⁾	BORV0 ⁽²⁾	I2C1SEL ⁽³⁾	PWRTEN		BOREN1	BOREN0
bit 7		- -					bit 0
Legend:							
R = Read	able bit	P = Programr	nable bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	nown
bit 7	MCLRE: MCI	R Pin Enable	bit ⁽¹⁾				
	1 = MCLR pir	n is enabled; R/	4 <u>5 input</u> pin is a	disabled			
	0 = RA5 input	t pin is enabled	; MCLR is disa	bled			
bit 6-5	BORV[1:0]: E	Brown-out Rese	et Voltage Thre	shold bits ⁽²⁾			
	11 = Brown-o	ut Reset is set	to the low trip	point			
	10 = Brown-o	out Reset is set	to the middle t	rip point			
	01 = Brown-or	de protection or	n POR is enable	ed (Low-Power	BOR is select	ed)	
bit 4	I2C1SEL: Alte	ernate MSSP1	I ² C Pin Mappir	na bit ⁽³⁾		,	
	1 = Default lo	cation for SCL	1/SDA1 pins (R	(B8 and RB9)			
	0 = Alternate	location for SC	L1/SDA1 pins	(ASCL1/RB6 [´] a	nd ASDA1/RB	5)	
bit 3	PWRTEN: Po	wer-up Timer I	Enable bit				
	1 = PWRT is	enabled					
	0 = PWRT is	disabled					
bit 2	Unimplemen	ted: Read as '	0'				
bit 1-0	BOREN[1:0]:	Brown-out Re	set Enable bits				
	11 = BOR is (enabled in hard	ware; SBORE	N bit is disable	d		
	10 = BOR is (enabled only w	hile device is a	ctive and disab	oled in Sleep; S	BOREN bit is c	disabled
	01 = BOR IS (controlled with disabled in bar	INE SBOREN D	ni setting N hit is disable	h		
	oo Dorrio						
Note 1:	The MCLRE fuse	can only be ch	nanged when u	sing the VPP-B	ased ICSP™ n	node entry. This	s prevents a
<u> </u>	user from accider	ITAILY LOCKING OU	it the device fro	om the low-volt	age test entry.		
2:	Refer to Table 26		point voltages.			1) in all -th -	1
3:	functionality to be	ö-pin devices o available.	niy. This dit pos	sition must be p	orogrammed (=	⊥) in all other d	ievices for I ² C

REGISTER 23-6: FPOR: RESET CONFIGURATION REGISTER
REGISTER 23-7: FICD: IN-CIRCUIT DEBUGGER CONFIGURATION REGISTER

R/P-1	U-1	U-1	U-0	U-0	U-0	R/P-1	R/P-1
DEBUG	—	_	—	—	—	ICS1	ICS0
bit 7							bit 0
Legend:							
R = Readable	bit	P = Programn	nable bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 7	DEBUG: Back	kground Debug	lger Enable bit				
	1 = Backgrou	nd debugger is	disabled				
	0 = Backgrou	nd debugger fu	nctions are en	abled			
bit 6-5	Unimplement	t ed: Read as '1	L'				
bit 4-2	Unimplement	ted: Read as 'o)'				
bit 1-0	ICS[1:0:] ICD	Pin Select bits					
	11 = PGEC1/PGED1 are used for programming and debugging the device ⁽¹⁾						
	10 = PGEC2/	PGED2 are use	ed for program	ming and debu	gging the devic	ce	
	01 = PGEC3/	PGED3 are use	ed for program	ming and debu	gging the devic	ce	
	00 = Reserve	d; do not use					

Note 1: PGEC1/PGED1 are not available on PIC24F04KL100 (14-pin) devices.

23.3 Unique ID

A read-only Unique ID value is stored at addresses, 800802h through 800808h. This factory programmed value is unique to each microcontroller produced in the PIC24F16KL402 family. To access this region, use Table Read instructions or Program Space Visibility. To ensure a globally Unique ID across other Microchip microcontroller families, the "Unique ID" value should be further concatenated with the family and Device ID values stored at address, FF0000h.

REGISTER 23-8: DEVID: DEVICE ID REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
		—	_	—	—	—		
bit 23							bit 16	
R	R	R	R	R	R	R	R	
			FAM	ID[7:0]				
bit 15							bit 8	
R	R	R	R	R	R	R	R	
			DEV	/[7:0]				
bit 7							bit 0	
Legend:								
R = Readab	ole bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown	
bit 23-16	Unimplemen	ted: Read as ')'					
bit 15-8	FAMID[7:0]:	Device Family I	dentifier bits					
	01001011 =	PIC24F16KL40	2 family					
bit 7-0	DEV[7:0]: Ind	dividual Device	Identifier bits					
	00000001 =	PIC24F04KL10	0					
	00000010 =	PIC24F04KL10)1					
	00000101 =	PIC24F08KL20	0					
	00000110 =	PIC24F08KL20)1					
	00001010 =	PIC24F08KL30)1					
	00000000 =	PIC24F08KL30	2					
	00001110 =	PIC24F08KL40)1					
	00000100 =	PIC24F08KL40	2					
	00011110 =	PIC24F16KL40)1					
	00010100 =	PIC24F16KL40	2					

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	_	—
bit 23							bit 16
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—		—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	R	R	R	R
—		—			REV	[3:0]	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown

REGISTER 23-9: DEVREV: DEVICE REVISION REGISTER

bit 23-4 Unimplemented: Read as '0'

bit 3-0 **REV[3:0]:** Revision Identifier bits

23.4 Watchdog Timer (WDT)

For the PIC24F16KL402 family of devices, the WDT is driven by the LPRC Oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 31 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the FWPSA Configuration bit. With a 31 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the Configuration bits, WDTPS[3:0] (FWDT[3:0]), which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler time-out periods, ranges from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSCx bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled in hardware (FWDTEN[1:0] = 11), it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON[3:2]) will need to be cleared in software after the device wakes up.



The WDT Time-out Flag bit, WDTO (RCON[4]), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note:	The c	LRWDT	and	PWRSAV	instructions
	clear t	he preso	caler	and posts	caler counts
	when a	executed	d.		

23.4.1 WINDOWED OPERATION

The Watchdog Timer has an optional Fixed Window mode of operation. In this Windowed mode, CLRWDT instructions can only reset the WDT during the last 1/4 of the programmed WDT period. A CLRWDT instruction, executed before that window, causes a WDT Reset similar to a WDT time-out.

Windowed WDT mode is enabled by programming the Configuration bit, WINDIS (FWDT[6]), to '0'.

23.4.2 CONTROL REGISTER

The WDT is enabled or disabled by the FWDTEN[1:0] Configuration bits. When both the FWDTEN[1:0] Configuration bits are set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN[1:0] Configuration bits have been programmed to '10'. The WDT is enabled in software by setting the SWDTEN control bit (RCON[5]). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments, and disable the WDT during non-critical segments, for maximum power savings. When the FWTEN[1:0] bits are set to '01', the WDT is enabled only in Run and Idle modes, and is disabled in Sleep. Software control of the WDT SWDTEN bit (RCON[5]) is disabled with this setting.



23.5 Program Verification and Code Protection

For all devices in the PIC24F16KL402 family, code protection for the Boot Segment is controlled by the BSS[2:0] Configuration bits and the General Segment by the Configuration bit, GSS0. These bits inhibit external reads and writes to the program memory space This has no direct effect in normal execution mode.

Write protection is controlled by bit, BWRP, for the Boot Segment and bit, GWRP, for the General Segment in the Configuration Word. When these bits are programmed to '0', internal write and erase operations to program memory are blocked.

23.6 In-Circuit Serial Programming

PIC24F16KL402 family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock (PGECx) and data (PGEDx), and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

23.7 In-Circuit Debugger

When MPLAB[®] ICD 3, MPLAB REAL ICE[™] or PICkit[™] 3 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx and PGEDx pins.

To use the in-circuit debugger function of the device, the design must implement ICSP connections to \overline{MCLR} , VDD, VSS, PGECx, PGEDx and the pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

NOTES:

24.0 DEVELOPMENT SUPPORT

Move a design from concept to production in record time with Microchip's award-winning development tools. Microchip tools work together to provide state of the art debugging for any project with easy-to-use Graphical User Interfaces (GUIs) in our free MPLAB[®] X and Atmel Studio Integrated Development Environments (IDEs), and our code generation tools. Providing the ultimate ease-of-use experience, Microchip's line of programmers, debuggers and emulators work seamlessly with our software tools. Microchip development boards help evaluate the best silicon device for an application, while our line of third party tools round out our comprehensive development tool solutions.

Microchip's MPLAB X and Atmel Studio ecosystems provide a variety of embedded design tools to consider, which support multiple devices, such as $PIC^{@}$ MCUs, $AVR^{@}$ MCUs, SAM MCUs and $dsPIC^{@}$ DSCs. MPLAB X tools are compatible with Windows[®], Linux[®] and Mac[®] operating systems while Atmel Studio tools are compatible with Windows.

Go to the following website for more information and details:

https://www.microchip.com/development-tools/

NOTES:

25.0 INSTRUCTION SET SUMMARY

Note: This chapter is a brief summary of the PIC24F Instruction Set Architecture (ISA) and is not intended to be a comprehensive reference source.

The PIC24F instruction set adds many enhancements to the previous PIC[®] MCU instruction sets, while maintaining an easy migration from previous PIC MCU instruction sets. Most instructions are a single program memory word. Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The instruction set is highly orthogonal and is grouped into four basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- · Literal operations
- Control operations

Table 25-1 lists the general symbols used in describing the instructions. The PIC24F instruction set summary in Table 25-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value, 'f'
- The destination, which could either be the file register, 'f', or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register, 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- · A program memory address
- The mode of the Table Read and Table Write instructions

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all of the required information is available in these 48 bits. In the second word, the eight MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the Program Counter (PC) is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all Table Reads and Table Writes, and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles.

Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

TABLE 25-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
[n:m]	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.w	Word mode selection (default)
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0000h1FFFh}
lit1	1-bit unsigned literal $\in \{0,1\}$
lit4	4-bit unsigned literal $\in \{015\}$
lit5	5-bit unsigned literal $\in \{031\}$
lit8	8-bit unsigned literal $\in \{0255\}$
lit10	10-bit unsigned literal \in {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal $\in \{016384\}$
lit16	16-bit unsigned literal $\in \{065535\}$
lit23	23-bit unsigned literal \in {08388608}; LSB must be '0'
None	Field does not require an entry, may be blank
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor Working register pair (direct addressing)
Wn	One of 16 Working registers ∈ {W0W15}
Wnd	One of 16 Destination Working registers ∈ {W0W15}
Wns	One of 16 Source Working registers \in {W0W15}
WREG	W0 (Working register used in File register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register \in { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
ADD	ADD	f	f = f + WREG	1	1	C, DC, N, OV, Z
	ADD	f,WREG	WREG = f + WREG	1	1	C, DC, N, OV, Z
	ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C, DC, N, OV, Z
	ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C, DC, N, OV, Z
	ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C, DC, N, OV, Z
ADDC	ADDC	f	f = f + WREG + (C)	1	1	C, DC, N, OV, Z
	ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C, DC, N, OV, Z
	ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C, DC, N, OV, Z
	ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C, DC, N, OV, Z
	ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C, DC, N, OV, Z
AND	AND	f	f = f .AND. WREG	1	1	N, Z
	AND	f,WREG	WREG = f .AND. WREG	1	1	N, Z
	AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N, Z
	AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N, Z
	AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N, Z
ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C, N, OV, Z
	ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C, N, OV, Z
	ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C, N, OV, Z
	ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N, Z
	ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N, Z
BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
	BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
	BRA	GE,Expr	Branch if Greater Than or Equal	1	1 (2)	None
	BRA	GEU, Expr	Branch if Unsigned Greater Than or Equal	1	1 (2)	None
	BRA	GT, Expr	Branch if Greater Than	1	1 (2)	None
	BRA	GTU, Expr	Branch if Unsigned Greater Than	1	1 (2)	None
	BRA	LE,Expr	Branch if Less Than or Equal	1	1 (2)	None
	BRA	LEU, Expr	Branch if Unsigned Less Than or Equal	1	1 (2)	None
	BRA	LT,Expr	Branch if Less Than	1	1 (2)	None
	BRA	LTU, Expr	Branch if Unsigned Less Than	1	1 (2)	None
	BRA	N,Expr	Branch if Negative	1	1 (2)	None
	BRA	NC, Expr	Branch if Not Carry	1	1 (2)	None
	BRA	NN, Expr	Branch if Not Negative	1	1 (2)	None
	BRA	NOV, Expr	Branch if Not Overflow	1	1 (2)	None
	BRA	NZ, Expr	Branch if Not Zero	1	1 (2)	None
	BRA	OV,Expr	Branch if Overflow	1	1 (2)	None
	BRA	Expr	Branch Unconditionally	1	2	None
	BRA	Z,Expr	Branch if Zero	1	1 (2)	None
	BRA	Wn	Computed Branch	1	2	None
BSET	BSET	f,#bit4	Bit Set f	1	1	None
	BSET	Ws,#bit4	Bit Set Ws	1	1	None
BSW	BSW.C	Ws,Wb	Write C bit to Ws[Wb]	1	1	None
	BSW.Z	Ws,Wb	Write Z bit to Ws[Wb]	1	1	None
BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
	BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
	BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None

TABLE 25-2	INSTRUCTION SET	OVERVIEW

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
	BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
BTST	BTST	f,#bit4	Bit Test f	1	1	Z
	BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
	BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
	BTST.C	Ws,Wb	Bit Test Ws[Wb] to C	1	1	С
	BTST.Z	Ws,Wb	Bit Test Ws[Wb] to Z	1	1	Z
BTSTS	BTSTS	f,#bit4	Bit Test, then Set f	1	1	Z
	BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
	BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
CALL	CALL	lit23	Call Subroutine	2	2	None
	CALL	Wn	Call Indirect Subroutine	1	2	None
CLR	CLR	f	f = 0x0000	1	1	None
	CLR	WREG	WREG = 0x0000	1	1	None
	CLR	Ws	Ws = 0x0000	1	1	None
CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO, Sleep
COM	COM	f	f = f	1	1	N, Z
	COM	f,WREG	WREG = f	1	1	N, Z
	COM	Ws.Wd	$Wd = \overline{Ws}$	1	1	N.Z
CP	CP	f	Compare f with WREG	1	1	C. DC. N. OV. Z
	CP	Wb.#lit5	Compare Wb with lit5	1	1	C. DC. N. OV. Z
	CP	Wb.Ws	Compare Wb with Ws (Wb – Ws)	1	1	C. DC. N. OV. Z
CP0	CP0	f	Compare f with 0x0000	1	1	C. DC. N. OV. Z
	CP0	Ws	Compare Ws with 0x0000	1	1	C. DC. N. OV. Z
CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C, DC, N, OV, Z
-	CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C. DC. N. OV. Z
	CPB	Wb,Ws	Compare Wb with Ws. with Borrow	1	1	C. DC. N. OV. Z
	-		$(Wb - Ws - \overline{C})$			-, -, , - ,
CPSEQ	CPSEQ	Wb,Wn	Compare Wb with Wn, Skip if =	1	1 (2 or 3)	None
CPSGT	CPSGT	Wb,Wn	Compare Wb with Wn, Skip if >	1	1 (2 or 3)	None
CPSLT	CPSLT	Wb,Wn	Compare Wb with Wn, Skip if <	1	1 (2 or 3)	None
CPSNE	CPSNE	Wb,Wn	Compare Wb with Wn, Skip if ≠	1	1 (2 or 3)	None
DAW	DAW.B	Wn	Wn = Decimal Adjust Wn	1	1	С
DEC	DEC	f	f = f -1	1	1	C, DC, N, OV, Z
	DEC	f,WREG	WREG = f-1	1	1	C, DC, N, OV, Z
	DEC	Ws,Wd	Wd = Ws - 1	1	1	C, DC, N, OV, Z
DEC2	DEC2	f	f = f - 2	1	1	C, DC, N, OV, Z
	DEC2	f,WREG	WREG = f – 2	1	1	C, DC, N, OV, Z
	DEC2	Ws,Wd	Wd = Ws - 2	1	1	C, DC, N, OV, Z
DISI	DISI	#lit14	Disable Interrupts for k Instruction Cycles	1	1	None
DIV	DIV.SW	Wm , Wn	Signed 16/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.UW	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N, Z, C, OV
EXCH	EXCH	Wns, Wnd	Swap Wns with Wnd	1	1	None
FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
FF1R	FF1R	Ws.Wnd	Find First One from Right (LSb) Side	1	1	С

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
GOTO	GOTO	Expr	Go to Address	2	2	None
	GOTO	Wn	Go to Indirect	1	2	None
INC	INC	f	f = f + 1	1	1	C, DC, N, OV, Z
	INC	f,WREG	WREG = f + 1	1	1	C, DC, N, OV, Z
	INC	Ws,Wd	Wd = Ws + 1	1	1	C, DC, N, OV, Z
INC2	INC2	f	f = f + 2	1	1	C, DC, N, OV, Z
	INC2	f,WREG	WREG = f + 2	1	1	C, DC, N, OV, Z
	INC2	Ws,Wd	Wd = Ws + 2	1	1	C, DC, N, OV, Z
IOR	IOR	£	f = f .IOR. WREG	1	1	N, Z
	IOR	f,WREG	WREG = f .IOR. WREG	1	1	N, Z
	IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N, Z
	IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N, Z
	IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N, Z
LNK	LNK	#lit14	Link Frame Pointer	1	1	None
LSR	LSR	£	f = Logical Right Shift f	1	1	C, N, OV, Z
	LSR	f,WREG	WREG = Logical Right Shift f	1	1	C, N, OV, Z
	LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C, N, OV, Z
	LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N, Z
	LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N, Z
MOV	MOV	f,Wn	Move f to Wn	1	1	None
	MOV	[Wns+Slit10],Wnd	Move [Wns+Slit10] to Wnd	1	1	None
	MOV	f	Move f to f	1	1	N, Z
	MOV	f,WREG	Move f to WREG	1	1	None
	MOV	#litl6,Wn	Move 16-bit Literal to Wn	1	1	None
	MOV.b	#lit8,Wn	Move 8-bit Literal to Wn	1	1	None
	MOV	Wn,f	Move Wn to f	1	1	None
	MOV	Wns,[Wns+Slit10]	Move Wns to [Wns+Slit10]	1	1	None
	MOV	Wso,Wdo	Move Ws to Wd	1	1	None
	MOV	WREG, f	Move WREG to f	1	1	None
	MOV.D	Wns,Wd	Move Double from W(ns):W(ns+1) to Wd	1	2	None
	MOV.D	Ws,Wnd	Move Double from Ws to W(nd+1):W(nd)	1	2	None
MUL	MUL.SS	Wb,Ws,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Signed(Ws)	1	1	None
	MUL.SU	Wb,Ws,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Unsigned(Ws)	1	1	None
	MUL.US	Wb,Ws,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Signed(Ws)	1	1	None
	MUL.UU	Wb,Ws,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Unsigned(Ws)	1	1	None
	MUL.SU	Wb,#lit5,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Unsigned(lit5)	1	1	None
	MUL.UU	Wb,#lit5,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Unsigned(lit5)	1	1	None
	MUL	f	W3:W2 = f * WREG	1	1	None
NEG	NEG	f	$f = \overline{f} + 1$	1	1	C, DC, N, OV, Z
	NEG	f,WREG	WREG = \overline{f} + 1	1	1	C, DC, N, OV, Z
	NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C, DC, N, OV, Z
NOP	NOP		No Operation	1	1	None
	NOPR		No Operation	1	1	None
POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
	POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
	POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd+1)	1	2	None
	POP.S		Pop Shadow Registers	1	1	All
PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
	PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
	PUSH.D	Wns	Push W(ns):W(ns+1) to Top-of-Stack (TOS)	1	2	None
	PUSH.S		Push Shadow Registers	1	1	None

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO, Sleep
RCALL	RCALL	Expr	Relative Call	1	2	None
	RCALL	Wn	Computed Call	1	2	None
REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 Times	1	1	None
	REPEAT	Wn	Repeat Next Instruction (Wn) + 1 Times	1	1	None
RESET	RESET		Software Device Reset	1	1	None
RETFIE	RETFIE		Return from Interrupt	1	3 (2)	None
RETLW	RETLW	#litl0,Wn	Return with Literal in Wn	1	3 (2)	None
RETURN	RETURN		Return from Subroutine	1	3 (2)	None
RLC	RLC	f	f = Rotate Left through Carry f	1	1	C, N, Z
	RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C, N, Z
	RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C, N, Z
RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N, Z
	RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N, Z
	RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N, Z
RRC	RRC	f	f = Rotate Right through Carry f	1	1	C, N, Z
	RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C, N, Z
	RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C, N, Z
RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N, Z
	RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N, Z
	RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N, Z
SE	SE	Ws,Wnd	Wnd = Sign-Extended Ws	1	1	C, N, Z
SETM	SETM	f	f = FFFFh	1	1	None
	SETM	WREG	WREG = FFFFh	1	1	None
	SETM	Ws	Ws = FFFFh	1	1	None
SL	SL	f	f = Left Shift f	1	1	C, N, OV, Z
	SL	f,WREG	WREG = Left Shift f	1	1	C, N, OV, Z
	SL	Ws,Wd	Wd = Left Shift Ws	1	1	C, N, OV, Z
	SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N, Z
	SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N, Z
SUB	SUB	f	f = f – WREG	1	1	C, DC, N, OV, Z
	SUB	f,WREG	WREG = f – WREG	1	1	C, DC, N, OV, Z
	SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C, DC, N, OV, Z
	SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C, DC, N, OV, Z
	SUB	Wb,#lit5,Wd	Wd = Wb – lit5	1	1	C, DC, N, OV, Z
SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBB	f,WREG	WREG = $f - WREG - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBB	Wb.#lit5.Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C. DC. N. OV. Z
SUBR	SUBR	f	f = WREG - f	1	1	C DC N OV Z
	SUBR	f.WREG	WREG = WREG – f	1	1	C. DC. N. OV. Z
	SUBR	Wb.Ws.Wd	Wd = Ws - Wb	1	1	C DC N OV Z
	SUBR	Wb.#lit5.Wd	Wd = lit5 - Wb	1	1	C. DC. N. OV. Z
SUBBR	SUBBR	f	$f = WREG - f - (\overline{G})$	1	1	C DC N OV Z
DODDIC	CUDDD	f wppg	WPEG = WPEG f (\overline{O})	1	1	
	ADDD	L, WILD	$W_{d} = W_{d}$ W_{b} $\overline{(C)}$	4	4	C DC N OV Z
	SUBBR	wb, ws, wa	$\frac{1}{1} \frac{1}{1} \frac{1}$			
0113.5	SUBBR	wp,#llt5,Wd	vvu = III5 - vvD - (C)	1	1	C, DC, N, OV, Z
SWAP	SWAP.b	wn		1	1	None
	SWAP	Wn	vvn = Byte Swap vvn	1	1	INONE

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected		
TBLRDH	TBLRDH	Ws,Wd	Read Prog[23:16] to Wd[7:0]	1	2	None		
TBLRDL	TBLRDL	Ws,Wd	Read Prog[15:0] to Wd	1	2	None		
TBLWTH	TBLWTH	Ws,Wd	Write Ws[7:0] to Prog[23:16]	1	2	None		
TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog[15:0]	1	2	None		
ULNK	ULNK		Unlink Frame Pointer	1	1	None		
XOR	XOR	f	f = f .XOR. WREG	1	1	N, Z		
	XOR	f,WREG	WREG = f .XOR. WREG	1	1	N, Z		
	XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N, Z		
	XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N, Z		
	XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N, Z		
ZE	ZE	Ws,Wnd	Wnd = Zero-Extend Ws	1	1	C, Z, N		

NOTES:

26.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC24F16KL402 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24F16KL402 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.

Absolute Maximum Ratings^(†)

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +4.5V
Voltage on any combined analog and digital pin with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on any digital only pin with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on MCLR/VPP pin with respect to Vss	0.3V to +9.0V
Maximum current out of Vss pin	
Maximum current into VDD pin ⁽¹⁾	250 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports ⁽¹⁾	200 mA

Note 1: Maximum allowable current is a function of device maximum power dissipation (see Table 26-1).

† Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

26.1 DC Characteristics





FIGURE 26-2: PIC24F16KL402 FAMILY VOLTAGE-FREQUENCY GRAPH (EXTENDED)



TABLE 26-1:THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
Operating Junction Temperature Range	TJ	-40		+140	°C
Operating Ambient Temperature Range	TA	-40	—	+125	°C
$\label{eq:power_def} \begin{array}{l} \mbox{Power Dissipation:} \\ \mbox{Internal Chip Power Dissipation:} \\ \mbox{PINT} = \mbox{VDD } x \ (\mbox{IDD} - \Sigma \ \mbox{IOH}) \\ \mbox{I/O Pin Power Dissipation:} \\ \mbox{PI/O} = \Sigma \ (\{\mbox{VDD} - \mbox{VOH}\} \ x \ \mbox{IOH}) + \Sigma \ (\mbox{VOL } x \ \mbox{IOL}) \end{array}$	PD		Pint + Pi/c)	W
Maximum Allowed Power Dissipation	PDMAX	(Tj – Ta)/θja			W

TABLE 26-2: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 20-Pin PDIP	θJA	62.4		°C/W	1
Package Thermal Resistance, 28-Pin SPDIP	θJA	60	—	°C/W	1
Package Thermal Resistance, 20-Pin SSOP	θJA	108	—	°C/W	1
Package Thermal Resistance, 28-Pin SSOP	θJA	71	—	°C/W	1
Package Thermal Resistance, 20-Pin SOIC	θJA	75	—	°C/W	1
Package Thermal Resistance, 28-Pin SOIC	θJA	80.2	—	°C/W	1
Package Thermal Resistance, 20-Pin QFN	θJA	43	—	°C/W	1
Package Thermal Resistance, 28-Pin QFN	θJA	32	—	°C/W	1
Package Thermal Resistance, 14-Pin PDIP	θJA	62.4	—	°C/W	1
Package Thermal Resistance, 14-Pin TSSOP	θJA	108		°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

TABLE 26-3: DC CHARACTERISTICS: TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CH	ARACTER	$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Para m No.	Symbol	Characteristic	Min	Min Typ ⁽¹⁾ Max Units			Conditions		
DC10	Vdd	Supply Voltage	1.8	—	3.6	V			
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.5	-	_	V			
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	Vss	_	0.7	V			
DC17	SVDD	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.05	—	—	V/ms	0-3.3V in 0.1s 0-2.5V in 60 ms		
	Vbg	Band Gap Voltage Reference	1.14	1.2	1.26	V			

Note 1: Data in "Typ" column are at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: This is the limit to which VDD can be lowered without losing RAM data.

TABLE 26-4: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS

Standard Operating Conditions (unless otherwise stated)

Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended

Param No.	Symbol	Characteristic		Min	Тур	Max	Units	Conditions		
DC18	Vhlvd	HLVD Voltage on VDD	HLVDL[3:0] = 0000		1.85	1.94	V			
		Transition	HLVDL[3:0] = 0001	1.81	1.90	2.00	V			
		HLVDL[3:0] = 0010	1.85	1.95	2.05	V				
			HLVDL[3:0] = 0011	1.90	2.00	2.10	V			
			HLVDL[3:0] = 0100	1.95	2.05	2.15	V			
			HLVDL[3:0] = 0101	2.06	2.17	2.28	V			
			HLVDL[3:0] = 0110	2.12	2.23	2.34	V			
			HLVDL[3:0] = 0111	2.24	2.36	2.48	V			
			HLVDL[3:0] = 1000	2.31	2.43	2.55	V			
			HLVDL[3:0] = 1001	2.47	2.60	2.73	V			
			HLVDL[3:0] = 1010	2.64	2.78	2.92	V			
			HLVDL[3:0] = 1011	2.74	2.88	3.02	V			
			HLVDL[3:0] = 1100	2.85	3.00	3.15	V			
			HLVDL[3:0] = 1101	2.96	3.12	3.28	V			
			HLVDL[3:0] = 1110	3.22	3.39	3.56	V			

TABLE 26-5: BOR TRIP POINTS

Standar Operatir	Standard Operating Conditions: 1.8V to 3.6VOperating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended										
Param No.	Symbol	Characteristic		Min	Тур	Max	Units	Conditions			
DC19		BOR Voltage on VDD	BORV = 00	1.85	2.0	2.15	V	Note 1			
		Transition	BORV = 01	2.90	3.0	3.38	V				
			BORV = 10	2.53	2.7	3.07	V				
			BORV = 11	1.75	1.85	2.05	V				

Note 1: LPBOR re-arms the POR circuit but does not cause a BOR.

DC CHARACTERISTIC		Standard Operating Conditions:1.8V to 3.6VOperating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended				
Parameter No.	Max	Units			Conditions	
IDD Current						
DC20	0.154	0.350	m (1.8V	+95\%C	
	0.301	0.630	IIIA	3.3V	+00V C	0.5 MIPS,
	—	.500	m۸	1.8V	±125°C	Fosc = 1 MHz
	—	.800	ША	3.3V	+123 0	
DC22	0.300	—	m۸	1.8V	+82°C	1 MIPS,
	0.585	—	ША	3.3V	+03 C	Fosc = 2 MHz
DC24	7.76	12.0	m۸	3.3V	+85°C	16 MIPS,
	—	18.0	ША	3.3V	+125°C	Fosc = 32 MHz
DC26	1.44	—	m۸	1.8V	+82°C	FRC (4 MIPS),
	2.71	—	IIIA	3.3V	+05 C	Fosc = 8 MHz
DC30	4.00	28.0		1.8V	+95°C	
	9.00	55.0	μΑ	3.3V	+03 C	LPRC (15.5 KIPS),
		45.0		1.8V	±125°C	Fosc = 31 kHz
	—	90.0	μΑ	3.3V	123 0	

TABLE 26-6: DC CHARACTERISTICS: OPERATING CURRENT (IDD)⁽²⁾

Note 1: Data in the Typical column are at 3.3V, +25°C, unless otherwise stated.

2: IDD is measured with all peripherals disabled. All I/Os are configured as outputs and set low; PMDx bits are set to '1' and WDT, etc., are all disabled.

TABLE 26-7: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)⁽²⁾

DC CHARACTERISTI	CS		$\begin{array}{l} \mbox{Standard Operating Conditions:} 1.8V \ to \ 3.6V \\ \mbox{Operating temperature } -40^{\circ}C \leq TA \leq +85^{\circ}C \ for \ Industrial \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \ for \ Extended \end{array}$					
Parameter No.	Typical ⁽¹⁾	Max	Units			Conditions		
Idle Current (IIDLE)								
DC40	0.035	0.080	m۸	1.8V	+82°C			
	0.077	0.150	IIIA	3.3V	+05 C	0.5 MIPS,		
	—	0.160		1.8V	110500	Fosc = 1 MHz		
	—	0.300	- MA	3.3V	+125 C			
DC42	0.076	—		1.8V	105°C	1 MIPS,		
	0.146	—	- MA	3.3V	+05 C	Fosc = 2 MHz		
DC44	2.52	3.20	mA	3.3V	+85°C	16 MIPS,		
	—	5.00	mA	3.3V	+125°C	Fosc = 32 MHz		
DC46	0.45	—	mA	1.8V	+95°C	FRC (4 MIPS),		
	0.76	—	mA	3.3V	+05 C	Fosc = 8 MHz		
DC50	0.87	18.0	μA	1.8V	105°C			
	1.55	40.0	μA	3.3V	+05 C	LPRC (15.5 KIPS),		
	—	27.0	μA	1.8V	+125°C	Fosc = 31 kHz		
	—	50.0	μA	3.3V	T 125 C			

Note 1: Data in the Typical column are at 3.3V, +25°C, unless otherwise stated.

2: IIDLE is measured with all I/Os configured as outputs and set low; PMDx bits are set to '1' and WDT, etc., are all disabled.

DC CHARACTERIS	TICS		Standard (Operating t	Standard Operating Conditions:1.8V to 3.6VOperating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Parameter No.	Typical ⁽¹⁾	Max	Units		Con	ditions			
Power-Down Curre	nt (IPD)								
DC60	0.01	0.20	μA	-40°C					
	0.03	0.20	μA	+25°C					
	0.06	0.87	μA	+60°C	1.8V				
	0.20	1.35	μA	+85°C					
	—	8.00	μA	+125°C		Sloop Mode ⁽²⁾			
	0.01	0.54	μA	-40°C		Sleep Mode,			
	0.03	0.54	μA	+25°C					
	0.08	1.68	μA	+60°C	3.3V				
	0.25	2.45	μA	+85°C					
	_	10.00	μA	+125°C					

TABLE 26-8: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

Note 1: Data in the Typical column are at 3.3V, +25°C unless otherwise stated.

2: Base IPD is measured with all peripherals and clocks disabled. All I/Os are configured as outputs and set low; PMDx bits are set to '1' and WDT, etc., are all disabled

DC CHARACTERIS	TICS		Standard (Operating	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Parameter No.	Typical ⁽¹⁾	Max	Units			Conditions			
Module Differential	Current (Alf	סי)							
DC71	0.21	0.65	μA	1.8V	+95°C				
	0.45	0.95	μA	3.3V	+05 C	Watchdog Timer Current:			
	—	1.30	μA	1.8V	±125°C	∆WDT ^(2,3)			
	—	1.50	μA	3.3V	+125 C				
DC72	0.69	1.50	μA	1.8V	+82°C	32 kHz Crystal with Timer1:			
	1.00	1.50	μA	3.3V	+65 C	\triangle SOSC (SOSCSEL = 0) ⁽²⁾			
DC75	5.24		μA	1.8V	+82°C				
	5.16	11.00	μA	3.3V	+03 C				
	—	12.00	μA	1.8V	±125°C				
	—	15.00	μA	3.3V	+125 C				
DC76	4.15	9.00	μA	3.3V	+85°C				
	—	11.0	μA	3.3V	+125°C				
DC78	0.03	0.20	μA	1.8V	+82°C				
	0.03	0.20	μA	3.3V	105 C				
	_	0.40	μA	1.8V	+125°C				
	_	0.40	μA	3.3V	123 0				

TABLE 26-9: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

Note 1: Data in the Typical column are at 3.3V, +25°C unless otherwise stated.

2: The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

3: This current applies to Sleep only.

TABLE 26-10: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

DC CH/	ARACT	ERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions			
	VIL	Input Low Voltage ⁽⁴⁾								
DI10		I/O Pins	Vss		0.2 Vdd	V				
DI15		MCLR	Vss		0.2 Vdd	V				
DI16		OSCI (XT mode)	Vss		0.2 Vdd	V				
DI17		OSCI (HS mode)	Vss		0.2 Vdd	V				
DI18		I/O Pins with I ² C Buffer	Vss		0.3 Vdd	V	SMBus disabled			
DI19		I/O Pins with SMBus Buffer	Vss		0.8	V	SMBus enabled			
	Vih	Input High Voltage ^(4,5)								
DI20		I/O Pins: with Analog Functions Digital Only	0.8 Vdd 0.8 Vdd		Vdd Vdd	V V				
DI25		MCLR	0.8 Vdd	_	Vdd	V				
DI26		OSCI (XT mode)	0.7 Vdd		Vdd	V				
DI27		OSCI (HS mode)	0.7 Vdd		Vdd	V				
DI28		I/O Pins with I ² C Buffer: with Analog Functions Digital Only	0.7 Vdd 0.7 Vdd	—	Vdd Vdd	V V				
DI29		I/O Pins with SMBus	2.1	—	Vdd	V	$2.5V \le VPIN \le VDD$			
DI30	ICNPU	CNx Pull-up Current	50	250	500	μA	VDD = 3.3V, VPIN = VSS			
DI31	IPU	Maximum Load Current	—		30	μA	VDD = 2.0V			
		for Digital High Detection w/Internal Pull-up	—	—	1000	μA	VDD = 3.3V			
	lı∟	Input Leakage Current ^(2,3)								
DI50		I/O Ports	—	0.050	±0.100	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance			
DI51		VREF+, VREF-, AN0, AN1	—	0.300	±0.500	μA	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &P{\sf in \ at \ high-impedance} \end{split}$			

Note 1: Data in "Typ" column are at 3.3V, +25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Refer to Table 1-4 and Table 1-5 for I/O pin buffer types.

5: VIH requirements are met when the internal pull-ups are enabled.

DC CHARACTERISTICS			$ \begin{array}{ll} \mbox{Standard Operating Conditions: } 1.8V \mbox{ to } 3.6V \\ \mbox{Operating temperature} & -40^\circ \mbox{C} \leq \mbox{Ta} \leq +85^\circ \mbox{C for Industrial} \\ -40^\circ \mbox{C} \leq \mbox{Ta} \leq +125^\circ \mbox{C for Extended} \\ \end{array} $							
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions			
	Vol	Output Low Voltage								
DO10		All I/O Pins	—	—	0.4	V	IOL = 4.0 mA	VDD = 3.6V		
			—	—	0.4	V	IOL = 3.5 mA	VDD = 2.0V		
DO16		OSC2/CLKO	—	—	0.4	V	lo∟ = 1.2 mA	VDD = 3.6V		
			—	—	0.4	V	IoL = 0.4 mA	VDD = 2.0V		
	Vон	Output High Voltage								
DO20		All I/O Pins	3	—	—	V	Iон = -3.0 mA	VDD = 3.6V		
			1.6	—	—	V	Іон = -1.0 mA	VDD = 2.0V		
DO26		OSC2/CLKO	3	—	—	V	Юн = -1.0 mA	VDD = 3.6V		
			1.6	—	—	V	Іон = -0.5 mA	VDD = 2.0V		

TABLE 26-11: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Data in "Typ" column are at +25°C unless otherwise stated.

TABLE 26-12: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHA	ARACTI	ERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Sym	Characteristic	Min	Conditions					
		Program Flash Memory							
D130	Eр	Cell Endurance	10,000 ⁽²⁾	_	_	E/W			
D131	Vpr	VDD for Read	VMIN	_	3.6	V	VMIN = Minimum operating voltage		
D133A	Tiw	Self-Timed Write Cycle Time	—	2	—	ms			
D134	TRETD	Characteristic Retention	40	_	—	Year	Provided no other specifications are violated		
D135	Iddp	Supply Current During Programming	—	10	—	mA			

Note 1: Data in "Typ" column are at 3.3V, +25°C unless otherwise stated.

2: Self-write and block erase.

TABLE 26-13: DC CHARACTERISTICS: DATA EEPROM MEMORY

DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Conditions		
		Data EEPROM Memory						
D140	Epd	Cell Endurance	100,000	—	—	E/W		
D141	Vprd	VDD for Read	Vmin	—	3.6	V	Vмın = Minimum operating voltage	
D143A	Tiwd	Self-Timed Write Cycle Time	—	4	—	ms		
D143B	Tref	Number of Total Write/Erase Cycles Before Refresh	_	10M	_	E/W		
D144	TRETDD	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated	
D145	Iddpd	Supply Current During Programming	—	7	_	mA		

Note 1: Data in "Typ" column are at 3.3V, +25°C unless otherwise stated.

TABLE 26-14: DC CHARACTERISTICS: COMPARATOR

Standard Operating Conditions: $2.0V < VDD < 3.6V$ Operating temperature $-40^{\circ}C < TA \le +85^{\circ}C$ (unless otherwise stated) $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended											
Param No.	Symbol Characteristic Min Typ Max Units Comments										
D300	VIOFF	Input Offset Voltage		20	40	mV					
D301	VICM	Input Common-Mode Voltage	0	_	Vdd	V					
D302	CMRR	Common-Mode Rejection Ratio	55	—	—	dB					

TABLE 26-15: DC CHARACTERISTICS: COMPARATOR VOLTAGE REFERENCE

Standard Operating	Standard Operating Conditions: $2.0V < VDD < 3.6V$ Operating temperature $-40^{\circ}C < TA \le +85^{\circ}C$ (unless otherwise stated) $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended										
Param No.	Param No.SymbolCharacteristicMinTypMaxUnitsComments										
VRD310	CVRES	Resolution	—	—	Vdd/32	LSb					
VRD311	CVRAA	Absolute Accuracy	—	—	AVDD – 1.5	LSb					
VRD312	CVRur	Unit Resistor Value (R)	_	2k	_	Ω					

26.2 AC Characteristics and Timing Parameters

The information contained in this section defines the PIC24F16KL402 Family AC characteristics and timing parameters.

TABLE 26-16: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 1.8V to 3.6V						
AC CHARACTERISTICS	Operating temperature	-40°C \leq TA \leq +85°C for Industrial					
	Operating voltage VDD range as des	scribed in Section 26.1 "DC Characteristics".					

FIGURE 26-3: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



TABLE 26-17: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
DO50	Cosc2	OSCO/CLKO Pin	_	—	15	pF	In XT and HS modes when external clock is used to drive OSCI
DO56	Сю	All I/O Pins and OSCO	_	—	50	pF	EC mode
DO58	Св	SCLx, SDAx	—	_	400	pF	In I ² C mode

Note 1: Data in "Typ" column are at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.





TABLE 26-18: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
OS10	Fosc	External CLKI Frequency (External clocks allowed only in EC mode)	DC 4	_	32 8	MHz MHz	EC ECPLL		
		Oscillator Frequency	0.2 4 4 31		4 25 8 33	MHz MHz MHz kHz	XT HS HSPLL SOSC		
OS20	Tosc	Tosc = 1/Fosc	—			_	See Parameter OS10 for Fosc value		
OS25	Тсү	Instruction Cycle Time ⁽²⁾	62.5	—	DC	ns			
OS30	TosL, TosH	External Clock in (OSCI) High or Low Time	0.45 x Tosc	_		ns	EC		
OS31	TosR, TosF	External Clock in (OSCI) Rise or Fall Time	—	_	20	ns	EC		
OS40	TckR	CLKO Rise Time ⁽³⁾	—	6	10	ns			
OS41	TckF	CLKO Fall Time ⁽³⁾	—	6	10	ns			

Note 1: Data in "Typ" column are at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Instruction cycle period (TCY) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an external clock applied to the OSCI/CLKI pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

3: Measurements are taken in EC mode. The CLKO signal is measured on the OSCO pin. CLKO is low for the Q1-Q2 period (1/2 TCY) and high for the Q3-Q4 period (1/2 TCY).

TABLE 26-19: PLL CLOCK TIMING SPECIFICATIONS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Sym	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Co				Conditions		
OS50	Fplli	PLL Input Frequency Range	4	—	8	MHz	ECPLL, HSPLL modes, -40°C \leq TA \leq +85°C		
OS51	Fsys	PLL Output Frequency Range	16	—	32	MHz	$-40^{\circ}C \le TA \le +85^{\circ}C$		
OS52	ТLОСК	PLL Start-up Time (Lock Time)	—	1	2	ms			
OS53	DCLK	CLKO Stability (Jitter)	-2	1	2	%	Measured over 100 ms period		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column are at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 26-20: INTERNAL RC OSCILLATOR ACCURACY

АС СНА	RACTERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$								
Param No.	Characteristic	Min	Тур	Max	Units	its Conditions				
F20	FRC @ 8 MHz ⁽¹⁾	-2	_	+2	%	+25°C	$3.0V \leq V\text{DD} \leq 3.6V$			
		-5		+5	%	$\text{-40}^{\circ}\text{C} \leq \text{Ta} \leq \text{+85}^{\circ}\text{C}$	$1.8V \leq V\text{DD} \leq 3.6V$			
		-10		+10	%	$\text{-40}^\circ C \leq \text{TA} \leq \text{+125}^\circ C$	$1.8V \leq V\text{DD} \leq 3.6V$			
F21	LPRC @ 31 kHz ⁽²⁾	-15		+15	%	$-40^{\circ}C \le T_A \le +85^{\circ}C$	$1.8V \le V \text{DD} \le 3.6V$			
		-25	_	+25	%	$\text{-40}^{\circ}\text{C} \leq \text{TA} \leq \text{+125}^{\circ}\text{C}$	$1.8V \leq V\text{DD} \leq 3.6V$			

Note 1: The frequency is calibrated at +25°C and 3.3V. The OSCTUN bits can be used to compensate for temperature drift.

2: The change of LPRC frequency as VDD changes.

TABLE 26-21: INTERNAL RC OSCILLATOR SPECIFICATIONS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Sym	Characteristic	Min Typ Max Units Conditions						
	TFRC	FRC Start-up Time	—	5	_	μs			
	TLPRC	LPRC Start-up Time	—	70	-	μs			

FIGURE 26-5: CLKO AND I/O TIMING CHARACTERISTICS



TABLE 26-22: CLKO AND I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard C Operating te	perating C emperature	onditions:	1.8V to 3.6V -40°C \leq TA \leq +85°C for Industrial -40°C \leq TA \leq +125°C for Extended		
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions	
DO31	TIOR	Port Output Rise Time	—	10	25	ns		
DO32	TIOF	Port Output Fall Time	_	10	25	ns		
DI35	Tinp	INTx Pin High or Low Time (output)	20	—	—	ns		
DI40	Trbp	CNx High or Low Time (input)	2	—	—	Тсү		

Note 1: Data in "Typ" column are at 3.3V, +25°C unless otherwise stated.

TABLE 26-23: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET TIMING REQUIREMENTS

AC CHARACTERISTICS			Standa Operati	r d Oper ng temp	ating Cone erature	ditions: 1.8V to 3.6V -40°C \leq TA \leq +85°C for Industrial -40°C \leq TA \leq +125°C for Extended		
Param No.	Symbol	Characteristic	Min.	Typ ⁽¹⁾	Max.	Units	Conditions	
SY10	TmcL	MCLR Pulse Width (low)	2		_	μs		
SY11	TPWRT	Power-up Timer Period	50	64	90	ms		
SY12	TPOR	Power-on Reset Delay	1	5	10	μs		
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	_	_	100	ns		
SY20	Twdt	Watchdog Timer Time-out Period	0.85	1.0	1.15	ms	1.32 prescaler	
			3.4	4.0	4.6	ms	1:128 prescaler	
SY25	TBOR	Brown-out Reset Pulse Width	1	-	_	μs		
SY45	TRST	Internal State Reset Time		5	_	μs		
SY55	TLOCK	PLL Start-up Time	_	100	—	μs		
SY65	Tost	Oscillator Start-up Time	-	1024	_	Tosc		
SY71	Трм	Program Memory Wake-up Time	_	1	_	μs	Sleep wake-up with PMSLP = 0	

Note 1: Data in "Typ" column are at 3.3V, +25°C unless otherwise stated.

TABLE 26-24: COMPARATOR TIMINGS

Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Comments
300	TRESP	Response Time ^(1,2)		150	400	ns	
301	Тмс2оv	Comparator Mode Change to Output Valid ⁽²⁾	—	—	10	μs	

Note 1: Response time is measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 26-25: COMPARATOR VOLTAGE REFERENCE SETTLING TIME SPECIFICATIONS

Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Comments
VR310	TSET	Settling Time ⁽¹⁾	—	_	10	μs	

Note 1: Settling time is measured while CVRSS = 1 and the CVR[3:0] bits transition from '0000' to '1111'.

^{2:} Parameters are characterized but not tested.

FIGURE 26-6: CAPTURE/COMPARE/PWM TIMINGS (ECCP1, ECCP2 MODULES)



TABLE 26-26: CAPTURE/COMPARE/PWM REQUIREMENTS (ECCP1, ECCP2 MODULES)

Param No.	Symbol	I Characteristic		Min	Мах	Units	Conditions
50) TccL	CCPx Input Low Time	No Prescaler	0.5 Tcy + 20		ns	
			With Prescaler	20	—	ns	
51	ТссН	CCPx Input High Time	No Prescaler	0.5 Tcy + 20	—	ns	
			With Prescaler	20	—	ns	
52	TCCP	CCPx Input Period		Greater of: 40 or <u>2 Tcy + 40</u> N	—	ns	N = prescale value (1, 4 or 16)
53	TccR	CCPx Output Fall Time		—	25	ns	
54	TccF	CCPx Output Fall Time		—	25	ns	



TABLE 26-27: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Param No.	Symbol	Characteristic	Min	Max	Units	Conditions
73	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	20		ns	
74	TscH2dlL, TscL2dlL	Hold Time of SDIx Data Input to SCKx Edge	40	—	ns	
75	TDOR	SDOx Data Output Rise Time	—	25	ns	
76	TDOF	SDOx Data Output Fall Time	—	25	ns	
78	TscR	SCKx Output Rise Time (Master mode)	—	25	ns	
79	TscF	SCKx Output Fall Time (Master mode)	—	25	ns	
	FSCK	SCKx Frequency	_	10	MHz	



TABLE 26-28: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
73	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	35		ns	
74	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	40	—	ns	
75	TDOR	SDOx Data Output Rise Time	—	25	ns	
76	TDOF	SDOx Data Output Fall Time	_	25	ns	
78	TscR	SCKx Output Rise Time (Master mode)	_	25	ns	
79	TscF	SCKx Output Fall Time (Master mode)	_	25	ns	
81	TDOV2SCH, TDOV2SCL	SDOx Data Output Setup to SCKx Edge	Тсү	—	ns	
	FSCK	SCKx Frequency		10	MHz	

DS30001037D-page 214



TABLE 26-29: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	, \overline{SSx} ↓ to SCKx ↓ or SCKx ↑ Input		3 Тсү		ns	
70A	TssL2WB	SSx to Write to SSPxBUF	x to Write to SSPxBUF		_	ns	
71	TscH	SCKx Input High Time	Continuous	1.25 Tcy + 30		ns	
71A		(Slave mode)	Single Byte	40	_	ns	Note 1
72	TscL	SCKx Input Low Time	Continuous	1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Single Byte	40	_	ns	Note 1
73	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge		20	—	ns	
73A	Тв2в	Last Clock Edge of Byte 1 to the First Clock Edge of Byte 2		1.5 Tcy + 40		ns	Note 2
74	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge		40	—	ns	
75	TDOR	SDOx Data Output Rise Time	Dx Data Output Rise Time		25	ns	
76	TDOF	SDOx Data Output Fall Time		—	25	ns	
77	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	e	10	50	ns	
80	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge		—	50	ns	
83	TscH2ssH, TscL2ssH	SSx ↑ after SCKx Edge		1.5 Tcy + 40		ns	
	FSCK	SCKx Frequency		—	10	MHz	

Note 1: Requires the use of Parameter 73A.

2: Only if Parameters 71A and 72A are used.



FIGURE 26-10: EXAMPLE SPI SLAVE MODE TIMING (CKE = 1)

Param No.	Symbol	Characteristic	Ň	Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{\text{SSx}} \downarrow \text{to SCKx} \downarrow \text{or SCKx} \uparrow \text{Input}$		3 Тсү	—	ns	
70A	TssL2WB	SSx to Write to SSPxBUF	SSPxBUF		—	ns	
71	TscH	SCKx Input High Time	Continuous	1.25 Tcy + 30	—	ns	
71A		(Slave mode)	Single Byte	40		ns	Note 1
72	TscL	SCKx Input Low Time	Continuous	1.25 Tcy + 30	—	ns	
72A		(Slave mode)	Single Byte	40	—	ns	Note 1
73A	Тв2в	Last Clock Edge of Byte 1 to the First	Clock Edge of Byte 2	1.5 Tcy + 40	—	ns	Note 2
74	TscH2dlL, TscL2dlL	Hold Time of SDIx Data Input to SCKx Edge		40	—	ns	
75	TDOR	SDOx Data Output Rise Time	Dx Data Output Rise Time		25	ns	
76	TDOF	SDOx Data Output Fall Time		_	25	ns	
77	TssH2doZ	SSx ↑ to SDOx Output High-Impeda	ance	10	50	ns	
80	TscH2doV, TscL2doV	SDOx Data Output Valid After SCKx Edge		—	50	ns	
82	TssL2doV	SDOx Data Output Valid After $\overline{SSx} \downarrow Edge$		_	50	ns	
83	TscH2ssH, TscL2ssH	, SSx ↑ After SCKx Edge		1.5 Tcy + 40	—	ns	
	FSCK	SCKx Frequency		_	10	MHz	

TABLE 26-30: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)

Note 1: Requires the use of Parameter 73A.

2: Only if Parameters **71A** and **72A** are used.
PIC24F16KL402 FAMILY



TABLE 26-31: I²C BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)

Param. No.	Symbol	Characte	ristic	Min	Мах	Units	Conditions
90	Tsu:sta	Start Condition	100 kHz mode	4700		ns	Only relevant for Repeated
		Setup Time	400 kHz mode	600	_		Start condition
91	THD:STA	Start Condition	100 kHz mode	4000		ns	After this period, the first
		Hold Time	400 kHz mode	600			clock pulse is generated
92	Tsu:sto	Stop Condition	100 kHz mode	4700	_	ns	
		Setup Time	400 kHz mode	600	_		
93	THD:STO	Stop Condition	100 kHz mode	4000		ns	
		Hold Time	400 kHz mode	600			

FIGURE 26-12: I²C BUS DATA TIMING



PIC24F16KL402 FAMILY

Param. No.	Symbol	Characteris	tic	Min	Max	Units	Conditions
100	Тнідн	Clock High Time	100 kHz mode	4.0	—	μs	Must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	—	μs	Must operate at a minimum of 10 MHz
			MSSP module	1.5	—	Тсү	
101	TLOW	Clock Low Time	100 kHz mode	4.7	—	μs	Must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	—	μs	Must operate at a minimum of 10 MHz
			MSSP module	1.5	—	Тсү	
102	TR	SDAx and SCLx Rise Time	100 kHz mode	—	1000	ns	
			400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
103	TF	SDAx and SCLx Fall Time	100 kHz mode	—	300	ns	
			400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
90	TSU:STA	Start Condition Setup Time	100 kHz mode	4.7	—	μs	Only relevant for Repeated
			400 kHz mode	0.6	—	μs	Start condition
91	THD:STA	Start Condition Hold Time	100 kHz mode	4.0	—	μs	After this period, the first clock
			400 kHz mode	0.6	—	μs	pulse is generated
106	THD:DAT	Data Input Hold Time	100 kHz mode	0	—	ns	
			400 kHz mode	0	0.9	μs	
107	TSU:DAT	Data Input Setup Time	100 kHz mode	250	—	ns	Note 2
			400 kHz mode	100	—	ns	
92	Tsu:sto	Stop Condition Setup Time	100 kHz mode	4.7	—	μs	
			400 kHz mode	0.6	—	μs	
109	ΤΑΑ	Output Valid from Clock	100 kHz mode	—	3500	ns	Note 1
			400 kHz mode	—	—	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7		μs	Time the bus must be free before
			400 kHz mode	1.3		μs	a new transmission can start
D102	Св	Bus Capacitive Loading		—	400	pF	

TABLE 26-32: I²C BUS DATA REQUIREMENTS (SLAVE MODE)

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCLx to avoid unintended generation of Start or Stop conditions.

2: A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but the requirement, Tsu:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLx signal. If such a device does stretch the LOW period of the SCLx signal, it must output the next data bit to the SDAx line, TR max. + Tsu:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCLx line is released.





TABLE 26-33: I²C BUS START/STOP BITS REQUIREMENTS (MASTER MODE)

Param. No.	Symbol	Characte	eristic	Min	Max	Units	Conditions
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	Only relevant for
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_		Repeated Start condition
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	After this period, the
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_		first clock pulse is generated
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	—		
93	THD:STO	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)			

PIC24F16KL402 FAMILY

FIGURE 26-14: MSSPx I²C BUS DATA TIMING



TABLE 26-34: I²C BUS DATA REQUIREMENTS (MASTER MODE)

Param. No.	Symbol	Charac	teristic	Min	Max	Units	Conditions
100	Thigh	Clock High Time	100 kHz mode	2(Tosc)(BRG + 1)	_	—	
			400 kHz mode	2(Tosc)(BRG + 1)	—	—	
101	TLOW	Clock Low Time	100 kHz mode	2(Tosc)(BRG + 1)		—	
			400 kHz mode	2(Tosc)(BRG + 1)	_	_	
102	TR	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
103	TF	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be from
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
90	TSU:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)		—	Only relevant for Repeated
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_	_	Start condition
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	_	After this period, the first
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_	—	clock pulse is generated
106	THD:DAT	Data Input	100 kHz mode	0	—	ns	
		Hold Time	400 kHz mode	0	0.9	μs	
107	TSU:DAT	Data Input	100 kHz mode	250	_	ns	Note 1
		Setup Time	400 kHz mode	100	—	ns	
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	—	—	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	—	—	
109	ΤΑΑ	Output Valid	100 kHz mode		3500	ns	
		from Clock	400 kHz mode	_	1000	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	—	μs	Time the bus must be free
			400 kHz mode	1.3		μs	before a new transmission can start
D102	Св	Bus Capacitive L	oading	_	400	pF	

Note 1: A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but Parameter 107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLx signal. If such a device does stretch the LOW period of the SCLx signal, it must output the next data bit to the SDAx line, Parameter 102 + Parameter 107 = 1000 + 250 = 1250 ns (for 100 kHz mode), before the SCLx line is released.

AC CH	ARACTERIS	STICS	Standard Operating te	$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
-			Device	e Supply	1			
AD01	AVDD	Module VDD Supply	Greater of: VDD – 0.3 or 1.8	_	Lesser of: VDD + 0.3 or 3.6	V		
AD02	AVss	Module Vss Supply	Vss – 0.3	_	Vss + 0.3	V		
	1		Referen	ce Inpu	ts			
AD05	VREFH	Reference Voltage High	AVss + 1.7		AVdd	V		
AD06	Vrefl	Reference Voltage Low	AVss		AVDD - 1.7	V		
AD07	VREF	Absolute Reference Voltage	AVss – 0.3	_	AVDD + 0.3	V		
			Analo	g Input				
AD10	VINH-VINL	Full-Scale Input Span	VREFL		VREFH	V	Note 1	
AD11	Vin	Absolute Input Voltage	AVss - 0.3		AVDD + 0.3	V		
AD12	VINL	Absolute VINL Input Voltage	AVss – 0.3		AVDD/2	V		
AD17	RIN	Recommended Impedance of Analog Voltage Source			2.5K	Ω	10-bit	
			A/D A	ccuracy				
AD20b	NR	Resolution	—	10	—	bits		
AD21b	INL	Integral Nonlinearity	—	±1	±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V	
AD22b	DNL	Differential Nonlinearity	—	±1	±1.5	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V	
AD23b	Gerr	Gain Error	—	±1	±3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V	
AD24b	EOFF	Offset Error	—	±1	±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V	
AD25b		Monotonicity	_	—	—	—	Note 2	

TABLE 26-35: A/D MODULE SPECIFICATIONS

Note 1: Measurements are taken with external VREF+ and VREF- used as the A/D voltage reference.

2: The A/D conversion result never decreases with an increase in the input voltage.

PIC24F16KL402 FAMILY

AC CHARACTERISTICS			Standard Operating Conditions: 1.8V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Indus				
Param No.	Symbol	Characteristic	Min. Typ Max.			Units	Conditions
		Clock P	aramete	ers			
AD50	Tad	A/D Clock Period	75	—	—	ns	Tcy = 75 ns, AD1CON3 is in default state
AD51	TRC	A/D Internal RC Oscillator Period		250	—	ns	
Conve				te			
AD55	TCONV	Conversion Time		12		Tad	
AD56	FCNV	Throughput Rate			500	ksps	$AVDD \ge 2.7V$
AD57	TSAMP	Sample Time	_	1	_	TAD	
AD58	TACQ	Acquisition Time	750	_	_	ns	Note 2
AD59	Tswc	Switching Time from Convert to Sample	-	_	Note 3	_	
AD60	TDIS	Discharge Time	0.5	_	_	TAD	
		Clock P	aramete	ers			
AD61	TPSS	Sample Start Delay from Setting Sample bit (SAMP)	2		3	TAD	

TABLE 26-36: A/D CONVERSION TIMING REQUIREMENTS⁽¹⁾

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

2: The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD).

3: On the following cycle of the device clock.

27.0 PACKAGING INFORMATION

27.1 Package Marking Information

14-Lead PDIP (300 mil)



Example



20-Lead PDIP (300 mil)



Example



28-Lead SPDIP (.300 in)



Example



Legend:	XXX Y YY WW NNN (e3) *	Product-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:	In the e will be charac	event the full Microchip part number cannot be marked on one line, it carried over to the next line, thus limiting the number of available ters for customer-specific information.



20-Lead SSOP (5.30 mm)



14-Lead TSSOP (4.4 mm)



28-Lead SOIC (7.50 mm)



20-Lead SOIC (7.50 mm)



Example



Example





Example

PIC24F16KL402 FAMILY



27.2 Package Details

The following sections give the technical details of the packages.

14-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	Ν		14	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	Е	.290	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.735	.750	.775
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	с	.008	.010	.015
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	_	_	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located with the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-005B

20-Lead Plastic Dual In-Line (P) – 300 mil Body [PDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimensio	on Limits	MIN	NOM	MAX
Number of Pins	Ν		20	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.210
Molded Package Thickness	A2	.115	.130	.195
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	Е	.300	.310	.325
Molded Package Width	E1	.240	.250	.280
Overall Length	D	.980	1.030	1.060
Tip to Seating Plane	L	.115	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.045	.060	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-019B

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimensior	n Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		.100 BSC	
Top to Seating Plane	Α	-	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	E	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	с	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

 Dimensioning and tolerancing per ASME Y14.5M. BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



TOP VIEW





VIEW A-A

Microchip Technology Drawing C04-094C Sheet 1 of 2

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





VIEW C

	Jnits	MILLIMETERS			
Dimension Lim	nits	MIN	NOM	MAX	
Number of Pins	N		20		
Pitch	е		1.27 BSC		
Overall Height	A	-	-	2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff §	A1	0.10	-	0.30	
Overall Width	E	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	12.80 BSC			
Chamfer (Optional)	h	0.25 - 0.75			
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.40 REF		
Lead Angle	Θ	0°	-	-	
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.20	-	0.33	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-094C Sheet 2 of 2

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	Ν		s
Dimension	MIN	NOM	MAX	
Contact Pitch	E		1.27 BSC	
Contact Pad Spacing	С		9.40	
Contact Pad Width (X20)	Х			0.60
Contact Pad Length (X20)	Y			1.95
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.45		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2094A

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-052C Sheet 1 of 2

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Units		MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N		28	
Pitch	е		1.27 BSC	
Overall Height	A	-	-	2.65
Molded Package Thickness	A2	2.05	-	-
Standoff §	A1	0.10	-	0.30
Overall Width	E	10.30 BSC		
Molded Package Width	E1	7.50 BSC		
Overall Length	D	17.90 BSC		
Chamfer (Optional)	h	0.25	-	0.75
Foot Length	L	0.40	-	1.27
Footprint	L1		1.40 REF	
Lead Angle	Θ	0°	-	-
Foot Angle	φ	0°	-	8°
Lead Thickness	С	0.18	-	0.33
Lead Width	b	0.31	-	0.51
Mold Draft Angle Top	α	5°	-	15°
Mold Draft Angle Bottom	β	5°	-	15°

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimension D does not include mold flash, protrusions or gate burrs, which shall not exceed 0.15 mm per end. Dimension E1 does not include interlead flash or protrusion, which shall not exceed 0.25 mm per side.
- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 REF: Reference Dimension, usually without tolerance, for information purposes only.
- 5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing C04-052C Sheet 2 of 2

PIC24F16KL402 FAMILY

28-Lead Plastic Small Outline (SO) - Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	1.27 BSC		
Contact Pad Spacing	С		9.40	
Contact Pad Width (X28)	X			0.60
Contact Pad Length (X28)	Y			2.00
Distance Between Pads	Gx	0.67		
Distance Between Pads	G	7.40		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2052A

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Microchip Technology Drawing C04-087C Sheet 1 of 2

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	N		14		
Pitch	е		0.65 BSC		
Overall Height	A	-	-	1.20	
Molded Package Thickness	A2	0.80	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Overall Width	E	6.40 BSC			
Molded Package Width	E1	4.30	4.40	4.50	
Molded Package Length	D	4.90	5.00	5.10	
Foot Length	L	0.45	0.60	0.75	
Footprint	(L1)	1.00 REF			
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.09	-	0.20	
Lead Width	b	0.19	-	0.30	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing No. C04-087C Sheet 2 of 2

14-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	C1		5.90	
Contact Pad Width (X14)	X1			0.45
Contact Pad Length (X14)	Y1			1.45
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2087A

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX		
Number of Pins	Ν		20			
Pitch	е		0.65 BSC			
Overall Height	А	-	-	2.00		
Molded Package Thickness	A2	1.65	1.75	1.85		
Standoff	A1	0.05	-	-		
Overall Width	E	7.40	7.80	8.20		
Molded Package Width	E1	5.00	5.30	5.60		
Overall Length	D	6.90	7.20	7.50		
Foot Length	L	0.55	0.75	0.95		
Footprint	L1	1.25 REF				
Lead Thickness	С	0.09	-	0.25		
Foot Angle	¢	0°	4°	8°		
Lead Width	b	0.22	-	0.38		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
 Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-072B

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.65 BSC		
Contact Pad Spacing	С		7.20	
Contact Pad Width (X20)	X1			0.45
Contact Pad Length (X20)	Y1			1.75
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2072A

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





Microchip Technology Drawing C04-073 Rev C Sheet 1 of 2

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	
Number of Pins	Ν		28		
Pitch	е		0.65 BSC		
Overall Height	Α	-	-	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	-	-	
Overall Width	E	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	9.90	10.20	10.50	
Foot Length	L	0.55	0.75	0.95	
Footprint	L1	1.25 REF			
Lead Thickness	С	0.09	-	0.25	
Foot Angle	φ	0°	4°	8°	
Lead Width	b	0.22	-	0.38	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073 Rev C Sheet 2 of 2

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Contact Pad Spacing	С		7.00	
Contact Pad Width (X28)	X1			0.45
Contact Pad Length (X28)	Y1			1.85
Contact Pad to Center Pad (X26)	G1	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2073 Rev B

20-Lead Plastic Quad Flat, No Lead Package (MQ) – 5x5x1.0 mm Body [VQFN] With 0.40 mm Contact Length





Microchip Technology Drawing C04-139C (MQ) Sheet 1 of 2

20-Lead Plastic Quad Flat, No Lead Package (MQ) – 5x5x1.0 mm Body [VQFN] With 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX	
Number of Terminals	N		20		
Pitch	е		0.65 BSC		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	(A3)	0.20 REF			
Overall Length	D		5.00 BSC		
Exposed Pad Length	D2	3.15	3.25	3.35	
Overall Width	E		5.00 BSC		
Exposed Pad Width	E2	3.15	3.25	3.35	
Contact Width	b	0.25	0.30	0.35	
Contact Length	L	0.35	0.40	0.45	
Contact-to-Exposed Pad	K	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-139C (MQ) Sheet 2 of 2

20-Lead Plastic Quad Flat, No Lead Package (MQ) – 5x5x1.0 mm Body [VQFN] With 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		IILLIMETER	S
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			3.35
Optional Center Pad Length	T2			3.35
Contact Pad Spacing	C1		4.50	
Contact Pad Spacing	C2		4.50	
Contact Pad Width (X20)	X1			0.40
Contact Pad Length (X20)	Y1			0.55
Distance Between Pads	G	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2139B (MQ)

28-Lead Plastic Quad Flat, No Lead Package (MQ) – 5x5x0.9 mm Body [QFN or VQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-140C Sheet 1 of 2

28-Lead Plastic Quad Flat, No Lead Package (MQ) – 5x5x0.9 mm Body [QFN or VQFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX		
Number of Pins	Ν		28			
Pitch	е		0.50 BSC			
Overall Height	Α	0.80	0.90	1.00		
Standoff	A1	0.00	0.02	0.05		
Contact Thickness	A3		0.20 REF	-		
Overall Width	E		5.00 BSC			
Exposed Pad Width	E2	3.15	3.25	3.35		
Overall Length	D		5.00 BSC			
Exposed Pad Length	D2	3.15	3.25	3.35		
Contact Width	b	0.18	0.25	0.30		
Contact Length	L	0.35	0.40	0.45		
Contact-to-Exposed Pad	Κ	0.20	-	-		

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-140C Sheet 2 of 2

28-Lead Plastic Quad Flat, No Lead Package (MQ) – 5x5 mm Body [QFN] Land Pattern With 0.55 mm Contact Length





Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E		0.50 BSC		
Optional Center Pad Width	W2			3.35	
Optional Center Pad Length	T2			3.35	
Contact Pad Spacing	C1		4.90		
Contact Pad Spacing	C2		4.90		
Contact Pad Width (X28)	X1			0.30	
Contact Pad Length (X28)	Y1			0.85	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2140A

28-Lead Plastic Quad Flat, No Lead Package (ML) - 6x6 mm Body [QFN] With 0.55 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-105C Sheet 1 of 2

28-Lead Plastic Quad Flat, No Lead Package (ML) - 6x6 mm Body [QFN] With 0.55 mm Terminal Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Number of Pins	N	28		
Pitch	е	0.65 BSC		
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.20 REF		
Overall Width	E	6.00 BSC		
Exposed Pad Width	E2	3.65	3.70	4.20
Overall Length	D	6.00 BSC		
Exposed Pad Length	D2	3.65	3.70	4.20
Terminal Width	b	0.23	0.30	0.35
Terminal Length	L	0.50	0.55	0.70
Terminal-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105C Sheet 2 of 2

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E	0.65 BSC			
Optional Center Pad Width	W2			4.25	
Optional Center Pad Length	T2			4.25	
Contact Pad Spacing	C1		5.70		
Contact Pad Spacing	C2		5.70		
Contact Pad Width (X28)	X1			0.37	
Contact Pad Length (X28)	Y1			1.00	
Distance Between Pads	G	0.20			

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A

PIC24F16KL402 FAMILY

NOTES:
APPENDIX A: REVISION HISTORY

Revision A (September 2011)

Original data sheet for the PIC24F16KL402 family of devices.

Revision B (November 2011)

Updates DC Specifications in Tables 26-6 through 26-9 (all Typical and Maximum values).

Updates AC Specifications in Tables 26-7 through 26-30 (SPI Timing Requirements) with the addition of the FSCK specification.

Other minor typographic corrections throughout.

Revision C (October 2013)

Adds +125°C Extended Temperature information.

Updates several packaging drawings in **Section 27.0** "**Packaging Information**". Other minor typographic corrections throughout.

Revision D (December 2019)

Updates the PIC24FXXKL301/401 pin diagram.

Adds Section 7.4.1 "Low-Power BOR (LPBOR)", adds reference manual information to Section 16.0 "Capture/Compare/PWM (CCP) and Enhanced CCP Modules", adds reference manual information to Section 17.0 "Master Synchronous Serial Port (MSSP)", adds reference manual information to Section 20.0 "Comparator Module" and adds a note to Section 23.1 "Code-Protect Security Options".

Updates Section 11.2.1 "Analog Selection Register" and Appendix B: "Migrating from PIC18/PIC24 to PIC24F16KL402".

Updates Table 4-11 and Table 8-2.

Updates Register 6-1, Register 14-1, Register 19-3 and Register 23-6.

APPENDIX B: MIGRATING FROM PIC18/PIC24 TO PIC24F16KL402

The PIC24F16KL402 family combines traditional PIC18 peripherals with a faster PIC24 core to provide a low-cost, high-performance microcontroller with low-power consumption.

Assembly language code will need to be rewritten using PIC24 instructions. The PIC24 instruction set shares similarities to the PIC18 instruction set, which should ease porting of assembly code. Application code will require changes to support certain PIC24 peripherals.

Code written for PIC24 devices can be migrated to the PIC24F16KL402 without many code changes. Certain peripherals, however, will require application changes to support modules that were traditionally available only on PIC18 devices.

Refer to Table B-1 for a list of peripheral modules on the PIC24F16KL402 and where they originated from.

TABLE B-1: PIC24F16KL402 PERIPHERAL MODULE ORIGINATING ARCHITECTURE

Peripheral Module	PIC18	PIC24
ECCP/CCP	Х	_
MSSP (I ² C/SPI)	Х	—
Timer2/4 (8-bit)	Х	—
Timer3 (16-bit)	Х	—
Timer1 (16-bit)	—	Х
10-Bit A/D Converter	—	Х
Comparator	—	Х
Comparator Voltage Reference	—	х
UART	—	Х
HLVD	—	Х

NOTES:

INDEX

Α

A/D Converter	
10-Bit High-Speed A/D Converter	157
Analog Input Model	164
Transfer Function	165
AC Characteristics	
A/D Conversion Timing Requirements	222
A/D Specifications	221
Capacitive Loading Requirements on	
Output Pins	207
CLKO and I/O Requirements	210
External Clock	208
Internal RC Oscillator Accuracy	209
Internal RC Oscillator Specifications	209
Load Conditions and Requirements	207
PLL Clock Specifications	209
Reset, Watchdog Timer, Oscillator Start-up Timer	r,
Power-up Timer and Brown-out Reset	211
Temperature and Voltage Specifications	207

В

Block Diagrams
10-Bit High-Speed A/D Converter
16-Bit Timer1
Accessing Program Memory with
Table Instructions
CALL Stack Frame
Capture Mode Operation126
Comparator Module
Comparator Voltage Reference Module
Compare Mode Operation126
CPU Programmer's Model
Data Access from Program Space
Address Generation
Data EEPROM Addressing with TBLPAG and
NVM Registers55
Enhanced PWM Mode 127
High/Low-Voltage Detect (HLVD) Module 173
Individual Comparator Configurations
MCLR Pin Connections Example
MSSPx Module (I ² C Master Mode)137
MSSPx Module (I ² C Mode)137
MSSPx Module (SPI Mode)136
PIC24F CPU Core
PIC24F16KL402 Family (General)13
PSV Operation46
PWM Operation (Simplified) 126
Recommended Minimum Connections
Reset System59
Serial Resistor107
Shared I/O Port Structure 111
Simplified UARTx149
SPI Master/Slave Connection 136
Suggested Placement of Oscillator Circuit
System Clock
Table Register Addressing47
Timer2117
Timer3119
Timer4123
Watchdog Timer (WDT)184

С

5
Capture/Compare/PWM (CCP) 125
CCP/ECCP
CCP I/O Pins 125
Timer Selection125
Code Examples
Data EEPROM Bulk Erase
Data EEPROM Unlock Sequence
Erasing a Program Memory Row.
Assembly Language
Erasing a Program Memory Row, C Language
I/O Port Write/Read (Assembly Language)
I/O Port Write/Read (C Language)
Initiating a Programming Sequence
Assembly Language 52
Initiating a Programming Sequence C Language 52
Loading the Write Buffers Assembly Language 51
Loading the Write Buffers, C Language 52
DWRSAV Instruction Syntax
Reading Data EEPROM Using the
TREADING Command 58
Sequence for Clock Switching 102
Single-Word Frase 56
Single-Word Write to Data EEDROM 57
Liltra Low-Power Wake-up Initialization 107
Code Protection 185
Code Protection
Socurity Options 175
Comparator 167
Comparator Voltago Poferenco
Comparator Voltage Relefence
Configuration Bits
Computation bits
Core realures
ALU
Core Registers
Drogrammar's Model
Customer Change Netification Service 250
Customer Change Notification Service
Customer Support
Customer Support
D
Data EEPROM Memory 53

Data EEPROM Memory	53
Erasing	56
Nonvolatile Memory Registers	
NVMADR(U)	55
NVMCON	53
NVMKEY	53
Operations	55
Programming	
Bulk Erase	57
Reading Data EEPROM	58
Single-Word Write	57
Data Memory	
Address Space	33
Memory Map	33
Near Data Space	34
Organization	34
SFR Space	34
Software Stack	43
Space Width	33

DC Characteristics	
BOR Trip Points	
Comparator	
Comparator Voltage Reference	
Data EEPROM Memory	
High/Low-Voltage Detect	
I/O Pin Input Specifications	
I/O Pin Output Specifications	
Idle Current (IIDLE)	
Operating Current (IDD)	
Power-Down Current (IPD)	. 202, 203
Program Memory	
Temperature and Voltage Specifications	199
Development Support	
Device Features for PIC24F16KL20X/10X Devices	
(Summary)	12
Device Features for PIC24F16KL40X/30X Devices	
(Summary)	11

Ε

Electrical Characteristics	
Absolute Maximum Ratings	197
Thermal Operating Conditions	199
Thermal Packaging Characteristics	199
V/F Graph, Extended	198
V/F Graph, Industrial	198
Enhanced CCP	125
Equations	
A/D Conversion Clock Period	164
UARTx Baud Rate with BRGH = 0	150
UARTx Baud Rate with BRGH = 1	150
Errata	7
Examples	
Baud Rate Error Calculation (BRGH = 0)	150

F

Flash Program Memory	
Control Registers	48
Enhanced ICSP Operation	
Programming Algorithm	50
Programming Operations	48
RTSP Operation	
Table Instructions	

G

Getting Started Guidelines for	16-Bit MCUs2	21
н		

High/Low-Voltage Detect (HLVD)	. 173
High/Low-Voltage Detect (HLVD)	.173

I

I/O Ports	
Analog Port Configuration1	12
Analog Selection Registers1	12
Input Change Notification1	14
Open-Drain Configuration1	12
Parallel (PIO)1	11
In-Circuit Debugger1	85
In-Circuit Serial Programming (ICSP)1	85
Instruction Set	
Opcode Symbols1	90
Overview1	91
Summary1	89
Inter-Integrated Circuit. See I ² C.	
Internet Address	59

Interrupt Sources	
TMR3 Overflow	119
TMR4 to PR4 Match (PWM)	123
Interrupts	
Alternate Interrupt Vector Table (AIVT)	65
Control and Status Registers	68
Implemented Vectors	67
Interrupt Vector Table (IVT)	65
Reset Sequence	65
Setup Procedures	
Trap Vectors	67
Vector Table	66

Μ

Master Synchronous Serial Port (MSSP)	135
I/O Pin Configuration for SPI	135
Microchip Internet Website	259
Migrating from PIC18/PIC24 to PIC24F16KL402	253

Ν

Near Data	Space	34
Near Data	Space	34

0

Oscillator Configuration	
Clock Switching	101
Sequence	101
Configuration Bit Values for Clock Selection	
CPU Clocking Scheme	
Initial Configuration on POR	
Reference Clock Output	102
Oscillator, Timer3	119

Ρ

R

Register Maps	
A/D Converter	41
Analog Select	41
CCP/ECCP	38
Comparator	41
CPU Core	35
	36
Interrunt Controller	
MSSP	
NVM	
Pad Configuration	40
PMD	
PORTA	40
PORTB	40
System, Clock Control	42
Timer	38
UART	
Illtra Low-Power Wake-up	42
Pogistore	
AD1048 (A/D Input Select)	160
	102
ADICONI (A/D Control 1)	159
AD1CON2 (A/D Control 2)	160
AD1CON3 (A/D Control 3)	161
AD1CSSL (A/D Input Scan Select)	163
ANCFG (Analog Input Configuration)	163
ANSA (PORTA Analog Selection)	113
ANSB (PORTB Analog Selection)	113
CCP1CON (ECCP1 Control, Enhanced CCP)	129
CCPTMRS0 (CCP Timer Select Control 0)	133
CCPxCON (CCPx Control Standard CCP)	128
CLKDIV (Clock Divider)	120
CMSTAT (Comparator Status)	170
	170
	109
	. 29, 70
CVRCON (Comparator Voltage	
Reference Control)	172
DEVID (Device ID)	182
DEVREV (Device Revision)	183
ECCP1AS (ECCP1 Auto-Shutdown Control)	130
ECCP1DEL (ECCP1 Enhanced PWM Control)	131
FBS (Boot Segment Configuration)	176
FGS (General Segment Configuration)	176
FICD (In-Circuit Debugger Configuration)	181
EOSC (Oscillator Configuration)	178
EOSCSEL (Oscillator Selection Configuration)	170
FOOCSEL (Oscillator Selection Configuration)	1//
FPOR (Reset Configuration)	100
FVD1 (watchdog Timer Configuration)	179
HLVDCON (High/Low-Voltage Detect Control)	1/4
IEC0 (Interrupt Enable Control 0)	77
IEC1 (Interrupt Enable Control 1)	
IEC2 (Interrupt Enable Control 2)	79
IEC3 (Interrupt Enable Control 3)	79
IEC4 (Interrupt Enable Control 4)	80
IEC5 (Interrupt Enable Control 5)	80
IFS0 (Interrupt Flag Status 0)	73
IES1 (Interrupt Flag Status 1)	74
IFS2 (Interrunt Flag Status 2)	
n 52 (interrupt riay Status 2)	

IFS3 (Interrupt Flag Status 3)	75
IFS4 (Interrupt Flag Status 4)	
IFS5 (Interrupt Flag Status 5)	
INTCON 2 (Interrupt Control 2)	72
INTCON1 (Interrupt Control 1)	71
INTTREG (Interrupt Control and Status)	93
IPC0 (Interrupt Priority Control 0)	81
IPC1 (Interrupt Priority Control 1)	82
IPC12 (Interrupt Priority Control 12)	90
IPC16 (Interrupt Priority Control 16)	91
IPC18 (Interrupt Priority Control 18)	92
IPC2 (Interrupt Priority Control 2)	83
IPC20 (Interrupt Priority Control 20)	92
IPC3 (Interrupt Priority Control 3)	84
IPC4 (Interrupt Priority Control 4)	85
IPC5 (Interrupt Priority Control 5)	86
IPC6 (Interrupt Priority Control 6)	87
IPC7 (Interrupt Priority Control 7)	88
IPC9 (Interrupt Priority Control 9)	89
NVMCON (Flash Memory Control)	49
NVMCON (Nonvolatile Memory Control)	54
OSCCON (Oscillator Control)	97
OSCTUN (FRC Oscillator Tune)	100
PADCFG1 (Pad Configuration Control)	147
PSTR1CON (ECCP1 Pulse Steering Control)	132
RCON (Reset Control)	60
REFOCON (Reference Oscillator Control)	103
SR (ALU STATUS)	28, 69
SSPxADD (MSSPx Slave Address/Baud Rate	
Generator)	146
SSPxCON1 (MSSPx Control 1, I ² C Mode)	142
SSPxCON1 (MSSPx Control 1, SPI Mode)	141
SSPxCON2 (MSSPx Control 2, I ² C Mode)	143
SSPxCON3 (MSSPx Control 3, I ² C Mode)	145
SSPxCON3 (MSSPx Control 3, SPI Mode)	144
SSPxMSK (I ² C Slave Address Mask)	146
SSPxSTAT (MSSPx Status, I ² C Mode)	139
SSPxSTAT (MSSPx Status, SPI Mode)	138
T1CON (Timer1 Control)	116
T2CON (Timer2 Control)	118
T3CON (Timer3 Control)	120
T3GCON (Timer3 Gate Control)	121
T4CON (Timer4 Control)	124
ULPWCON (ULPWU Control)	108
UxMODE (UARTx Mode)	152
UxSTA (UARTx Status and Control)	154
Resets	
Brown-out Reset (BOR)	63
Clock Source Selection	61
Delay Times	62
Device Times	62
RCON Flag Operation	61
SFR States	63
Revision History	253
S	

Serial Peripheral Interface. See SPI Mode.	
SFR Space	34
Software Stack	43

Т

Timer1	115
Timer2	117
Timer3	119
Oscillator	119
Overflow Interrupt	119
Timer4	123
PR4 Register	123
TMR4 Register	123
TMR4 to PR4 Match Interrupt	123
Timing Diagrams	
Capture/Compare/PWM (ECCP1, ECCP2)	212
CLKO and I/O	210
Example SPI Master Mode (CKE = 0)	213
Example SPI Master Mode (CKE = 1)	214
Example SPI Slave Mode (CKE = 0)	215
Example SPI Slave Mode (CKE = 1)	216
External Clock	208
I ² C Bus Data	217
I ² C Bus Start/Stop Bits	217
MSSPx I ² C Bus Data	220
MSSPx I ² C Bus Start/Stop Bits	219
Timing Requirements	
Capture/Compare/PWM (ECCP1, ECCP2)	212
Comparator	211
Comparator Voltage Reference Settling Time	211
I ² C Bus Data (Slave Mode)	218
I ² C Bus Data Requirements (Master Mode)	220
I ² C Bus Start/Stop Bits (Master Mode)	219
I ² C Bus Start/Stop Bits (Slave Mode)	217
SPI Mode (Master Mode, CKE = 0)	213
SPI Mode (Master Mode, CKE = 1)	214
SPI Mode (Slave Mode, CKE = 0)	215
SPI Slave Mode (CKE = 1)	216

U

UART	149
Baud Rate Generator (BRG)	150
Break and Sync Transmit Sequence	151
IrDA Support	151
Operation of UxCTS and UxRTS Control Pins	151
Receiving in 8-Bit or 9-Bit Data Mode	151
Transmitting in 8-Bit Data Mode	151
Transmitting in 9-Bit Data Mode	151
Unique ID	182
W	
Watchdog Timer (WDT)	184

Watchdog Timer (WDT)	
Windowed Operation	184
WWW Address	259
WWW, On-Line Support	7

THE MICROCHIP WEBSITE

Microchip provides online support via our WWW site at www.microchip.com. This website is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the website contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip website at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the website at: http://microchip.com/support

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Microchip Trader Architecture — Flash Memory Fa Program Memory Product Group – Pin Count — Tape and Reel Fl Temperature Rar Package Pattern	PIC 24 F 16 KL4 02 T - ! / PT - XXX markamily Size (Kbytes) ag (if applicable)	 Examples: a) PIC24F16KL402-I/ML: General Purpose, 16-Kbyte Program Memory, 28-Pin, Industrial Temperature, QFN Package b) PIC24F04KL101T-I/SS: General Purpose, 4-Kbyte Program Memory, 20-Pin, Industrial Temperature, SSOP Package, Tape-and-Reel
Architecture	24 = 16-bit modified Harvard without DSP	
Flash Memory Family	F = Standard voltage range Flash program memory	
Product Group	KL4 = General purpose microcontrollers KL3 KL2 KL1	
Pin Count	00 = 14-pin 01 = 20-pin 02 = 28-pin	
Temperature Range	I = -40° C to $+85^{\circ}$ C (Industrial) E = -40° C to $+125^{\circ}$ C (Extended)	
Package	$\begin{array}{rcl} SP &=& SPDIP\\ SO &=& SOIC\\ SS &=& SSOP\\ ST &=& TSSOP\\ ML &=& QFN\\ MQ &=& VQFN\\ P &=& PDIP \end{array}$	
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample	

NOTES:

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet Iogo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified Iogo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2011-2019, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-5376-5



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138

China - Zhuhai Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu

Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Netherlands - Drunen

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4450-2828

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Italy - Padova

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820